## THE 68000 MICROPROCESSOR

Hardware and Software Principles and Applications

second edition

JAMES L. ANTONAKOS

# Digitized by the Internet Archive in 2011

http://www.archive.org/details/68000microproces00jame





## The 68000 Microprocessor



## The 68000 Microprocessor

HARDWARE AND SOFTWARE PRINCIPLES AND APPLICATIONS Second Edition

> James L. Antonakos Broome Community College

MERRILL, AN IMPRINT OF MACMILLAN PUBLISHING COMPANY New York

> MAXWELL MACMILLAN CANADA Toronto

MAXWELL MACMILLAN INTERNATIONAL New York • Oxford • Singapore • Sydney Editor: Dave Garza Production Supervisor: York Production Services Production Manager: Aliza Greenblatt Cover Designer: Proof Positive/Farrowlyne Assoc., Inc.

This book was set in Century Schoolbook by York Graphic Services, Inc., and printed and bound by R. R. Donnelley & Sons. The cover was printed by Phoenix Color Corp.

Copyright © 1993 by Macmillan Publishing Company, a division of Macmillan, Inc.

Printed in the United States of America

All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the Publisher.

Earlier edition copyright © 1990 by Merrill Publishing Company.

Macmillan Publishing Company 866 Third Avenue, New York, New York 10022

Macmillan Publishing Company is part of the Maxwell Communication Group of Companies.

Maxwell Macmillan Canada, Inc. 1200 Eglinton Avenue East Suite 200 Don Mills, Ontario M3C 3N1

#### Library of Congress Cataloging-in-Publication Data

Antonakos, James L. The 68000 microprocessor : hardware and software principles and applications / James L. Antonakos. — 2nd ed. p. cm. — (Merrill's international series in electrical and electronics technology) Includes index. ISBN 0-02-303603-6 1. Motorola 68000 (Microprocessor) I. Title. II. Series. QA76.8.M6895A57 1993 004.165—dc20 92-31742 CIP

Printing: 1 2 3 4 5 6 7 Year: 3 4 5 6 7 8 9

To Alan C. Dixon, my mentor and friend, who has taught me so much

#### MERRILL'S INTERNATIONAL SERIES IN ENGINEERING TECHNOLOGY

#### INTRODUCTION TO ENGINEERING TECHNOLOGY

Pond, Introduction to Engineering Technology, 2nd Edition, 0-02-396031-0

#### ELECTRONICS TECHNOLOGY

#### **Electronics Reference**

Adamson, The Electronics Dictionary for Technicians, 0-02-300820-2

Berlin, The Illustrated Electronics Dictionary, 0-675-20451-8

Reis, Becoming an Electronics Technician: Securing Your High-Tech Future, 0-02-399231-X

#### **DC/AC Circuits**

Boylestad, DC/AC: The Basics, 0-675-20918-8

- Boylestad, Introductory Circuit Analysis, 6th Edition, 0-675-21181-6
- Ciccarelli, Circuit Modeling: Exercises and Software, 2nd Edition, 0-02-322455-X
- Floyd, Electric Circuits Fundamentals, 2nd Edition, 0-675-21408-4

Floyd, Electronics Fundamentals: Circuits, Devices, and Applications, 2nd Edition, 0-675-21310-X

Floyd, Principles of Electric Circuits, 4th Edition, 0-02-338531-6

Floyd, Principles of Electric Circuits: Electron Flow Version, 3rd Edition, 0-02-338501-4

Keown, PSpice and Circuit Analysis, 0-675-22135-8

Monssen, PSpice with Circuit Analysis, 0-675-21376-2

Tocci, Introduction to Electric Circuit Analysis, 2nd Edition, 0-675-20002-4

#### **Devices and Linear Circuits**

Berlin & Getz, Fundamentals of Operational Amplifiers and Linear Integrated Circuits, 0-675-21002-X

Berube, Electronic Devices and Circuits Using MICRO-CAP II, 0-02-309160-6

Berube, Electronic Devices and Circuits Using MICRO-CAP III, 0-02-309151-7

Bogart, Electronic Devices and Circuits, 3rd Edition, 0-02-311701-X

Tocci, Electronic Devices: Conventional Flow Version, 3rd Edition, 0-675-21150-6

- Floyd, Electronic Devices, 3rd Edition, 0-675-22170-6 Floyd, Electronic Devices. Electron Flow Version,
- 0-02-338540-5 Floyd, Fundamentals of Linear Circuits, 0-02-338481-6

Schwartz, Survey of Electronics, 3rd Edition, 0-675-20162-4

Stanley, Operational Amplifiers with Linear Integrated Circuits, 2nd Edition, 0-675-20660-X

Tocci & Oliver, Fundamentals of Electronic Devices, 4th Edition, 0-675-21259-6

#### **Digital Electronics**

 Floyd, Digital Fundamentals, 4th Edition, 0-675-21217-0
 McCalla, Digital Logic and Computer Design, 0-675-21170-0
 Reis, Digital Electronics through Project Analysis 0-675-21141-7
 Tocci, Fundamentals of Pulse and Digital Circuits, 3rd Edition 0-675-20033-4

#### Microprocessor Technology

Antonakos, The 68000 Microprocessor: Hardware and Software Principles and Applications, 2nd Edition, 0-02-303603-6

Antonakos, An Introduction to the Intel Family of Microprocessors: A Hands-On Approach Utilizing the 8088 Microprocessor, 0-675-22173-0

Brey, The Advanced Intel Microprocessors, 0-02-314245-6 Brey, The Intel Microprocessors: 8086/8088, 80186,

80286, 30386, and 80486: Architecture, Programming, and Interfacing, 2nd Edition, 0-675-21309-6

Brey, Microprocessors and Peripherals. Hardware, Software, Interfacing, and Applications, 2nd Edition, 0-675-20884-X

Gaonkar, Microprocessor Architecture, Programming, and Applications with the 8085/8080A, 2nd Edition, 0-675-20675-6

Gaonkar, The Z80 Microprocessor: Architecture, Interfacing, Programming, and Design, 2nd Edition, 0-02-340484-1

Goody, Programming and Interfacing the 8086/8088 Microprocessor: A Product-Development Laboratory Process, 0-675-21312-6

MacKenzie, The 8051 Microcontroller, 0-02-373650-X Miller, The 68000 Family of Microprocessors:

Architecture, Programming, and Applications, 2nd Edition, 0-02-381560-4

Quinn, The 6800 Microprocessor, 0-675-20515-8

Subbarao, 16/32 Bit Microprocessors: 68000/68010/68020 Software, Hardware, and Design Applications, 0-675-21119-0

#### **Electronic Communications**

Monaco, Introduction to Microwave Technology, 0-675-21030-5

Monaco, Preparing for the FCC Radio-Telephone Operator's License Examination, 0-675-21313-4

Schoenbeck, Electronic Communications: Modulation and Transmission, 2nd Edition, 0-675-21311-8

Young, Electronic Communication Techniques, 2nd Edition, 0-675-21045-3

Zanger & Zanger, Fiber Optics. Communication and Other Applications, 0-675-20944-7

#### Microcomputer Servicing

Adamson, Microcomputer Repair, 0-02-300825-3 Asser, Stigliano, & Bahrenburg, Microcomputer Servicing: Practical Systems and Troubleshooting, 2nd Edition, 0-02-304241-9

Asser, Stigliano, & Bahrenburg, Microcomputer Theory and Servicing, 2nd Edition, 0-02-304231-1

#### Programming

Adamson, Applied Pascal for Technology, 0-675-20771-1 Adamson, Structured BASIC Applied to Technology, 2nd Edition, 0-02-300827-X Adamson, Structured C for Technology, 0-675-20993-5 Adamson, Structured C for Technology (with disk), 0-675-21289-8

Nashelsky & Boylestad, BASIC Applied to Circuit Analysis, 0-675-20161-6

#### Instrumentation and Measurement

Berlin & Getz, Principles of Electronic Instrumentation and Measurement, 0-675-20449-6

Buchla & McLachlan, Applied Electronic Instrumentation and Measurement, 0-675-21162-X

Gillies, Instrumentation and Measurements for Electronic Technicians, 2nd Edition, 0-02-343051-6

#### **Transform Analysis**

Kulathinal, Transform Analysis and Electronic Networks with Applications, 0-675-20765-7

#### **Biomedical Equipment Technology**

Aston, Principles of Biomedical Instrumentation and Measurement, 0-675-20943-9

#### Mathematics

Monaco, Essential Mathematics for Electronics Technicians, 0-675-21172-7 Davis, Technical Mathematics, 0-675-2038-4 Davis, Technical Mathematics with Calculus, 0-675-20965-X

#### INDUSTRIAL ELECTRONICS/ INDUSTRIAL TECHNOLOGY

Bateson, Introduction to Control System Technology, 4th Edition, 0-02-306463-3

Fuller, Robotics: Introduction, Programming, and Projects, 0-675-21078-X

Goetsch, Industrial Safety and Health: In the Age of High Technology, 0-02-344207-7

Goetsch, Industrial Supervision: In the Age of High Technology, 0-675-22137-4

Horath, Computer Numerical Control Programming of Machines, 0-02-357201-9

Hubert, Electric Machines: Theory, Operation, Applications, Adjustment, and Control, 0-675-20765-7

Humphries, Motors and Controls, 0-675-20235-3

Hutchins, Introduction to Quality: Management, Assurance, and Control, 0-675-20896-3

Laviana, Basic Computer Numerical Control Programming, 0-675-21298-7 Reis, Electronic Project Design and Fabrication, 2nd Edition, 0-02-399230-1

Rosenblatt & Friedman, Direct and Alternating Current Machinery, 2nd Edition, 0-675-20160-8

Smith, Statistical Process Control and Quality Improvement, 0-675-21160-3

Webb, Programmable Logic Controllers: Principles and Applications, 2nd Edition, 0-02-424970-X

Webb & Greshock, Industrial Control Electronics, 2nd Edition, 0-02-424864-9

#### MECHANICAL/CIVIL TECHNOLOGY

- Keyser, Materials Science in Engineering, 4th Edition, 0-675-20401-1
- Kraut, Fluid Mechanics for Technicians, 0-675-21330-4

Mott, Applied Fluid Mechanics, 3rd Edition, 0-675-21026-7

Mott, Machine Elements in Mechanical Design, 2nd Edition, 0-675-22289-3

Rolle, Thermodynamics and Heat Power, 3rd Edition, 0-675-21016-X

Spiegel & Limbrunner, Applied Statics and Strength of Materials, 0-675-21123-9

Wolansky & Akers, Modern Hydraulics: The Basics at Work, 0-675-20987-0

Wolf, Statics and Strength of Materials: A Parallel Approach to Understanding Structures, 0-675-20622-7

#### DRAFTING TECHNOLOGY

Cooper, Introduction to VersaCAD, 0-675-21164-6

- Goetsch & Rickman, Computer-Aided Drafting with AutoCAD, 0-675-20915-3
- Kirkpatrick & Kirkpatrick, AutoCAD for Interior Design and Space Planning, 0-02-364455-9
- Kirkpatrick, The AutoCAD Book: Drawing, Modeling, and Applications, 2nd Edition, 0-675-22288-5
- Kirkpatrick, The AutoCAD Book. Drawing, Modeling, and Applications Including Version 12, 3rd Edition, 0-02-364440-0
- Lamit & Lloyd, Drafting for Electronics, 2nd Edition, 0-02-367342-7
- Lamit & Paige, Computer-Aided Design and Drafting, 0-675-20475-5
- Maruggi, Technical Graphics: Electronics Worktext, 2nd Edition, 0-675-21378-9

Maruggi, The Technology of Drafting. 0-675-20762-2 Sell, Basic Technical Drawing, 0-675-21001-1

#### **TECHNICAL WRITING**

Croft, Getting a Job: Resume Writing, Job Application Letters, and Interview Strategies, 0-675-20917-X

Panares, A Handbook of English for Technical Students, 0-675-20650-2

Pfeiffer, Proposal Writing: The Art of Friendly Persuasion, 0-675-20988-9

Pfeiffer, Technical Writing: A Practical Approach, 0-675-21221-9 Roze, Technical Communications: The Practical Craft, 0-675-20641-3

Weisman, Basic Technical Writing, 6th Edition, 0-675-21256-1



~

### PREFACE

#### INTRODUCTION

The rapid spread of microprocessors in society has both simplified and complicated our lives. Whether we rely on a computer at work or come in contact with one for other reasons, most of us have used a computer at one point or another. Most people know that a microprocessor is lurking somewhere inside the machinery, but what a microprocessor is and what it does remains a mystery.

This book is intended to help remove the mystery concerning the 68000 microprocessor through detailed coverage of its hardware and software and by means of examples of many different applications. Some of the more elaborate applications include the Apple MacIntosh computer, commercial video games and network communications controllers. Industry has also adopted the 68000 for use in digital flight control computers and other high-level applications.

The book is intended for two- or four-year electrical engineering, engineering technology, and computer science students. Professionals such as engineers and technicians would also find it a handy reference. The material is intended for a one-semester course in microprocessors.

Prior knowledge of digital electronics, including combinational and sequential logic, decoders, memories, Boolean algebra, and operations on binary numbers, is required. This presumes knowledge of standard computer-related terms, such as RAM, EPROM, TTL, and so on. Some prior experience with microprocessors is helpful but not necessary.

#### CHAPTER TOPICS

For those individuals who have no previous knowledge of microprocessors, Chapter 1, Microprocessor-Based Systems, and Appendix E, A Review of the 6800 Microprocessor, are a good introduction to the microprocessor, how it functions internally, and how it is used in a small system. Chapter 1 is a study of the overall operation of a microprocessor-based system, and includes a section on integrated circuits commonly found in such systems. Appendix E is a review—or an introduction—to the 6800 CPU, the 8-bit forerunner of the 68000. Some programming examples are included to familiarize you with the 6800.

Chapter 2, An Introduction to the 68000 Microprocessor, highlights the main features of the 68000. Data types, addressing modes, and instructions are surveyed. Also, the 68000 is compared with another processor, the 8086. Other processors in the 68000 family are examined, including the newest one, the 68030.

Chapter 3, Software Details of the 68000, provides the foundation for all programming in the remaining chapters. The 68000's instruction set and addressing modes are covered in detail, with more than 70 examples provided to help the student grasp the material. A number of simple programming applications are also presented, to lay the groundwork for additional programming in Chapters 5, 9, and 10.

Chapter 4 covers Exception Processing. The basic sequence of an exception is covered, as are multiple exceptions, prioritized exceptions, and exception handlers. This chapter may be covered after Chapter 3 and before Chapter 5, or between Chapters 5 and 9.

The first real programming efforts are found in Chapter 5, An Introduction to Programming the 68000. Numerous programming examples are included to show how the 68000 performs routine functions involving binary and BCD mathematics, string operations, data table manipulation, and control applications. Instruction timing is also covered. Each program is written in such a way that its operation may be grasped quickly. Most examples, however, leave much room for improvement. The improvements are deliberately left for the student. The end-of-chapter study questions require modifications or additions to existing routines and the creation of new ones. Chapter 5 was written in this way to challenge the student to writing his or her own code.

The hardware operation of the 68000 is covered in Chapter 6, Hardware Details of the 68000. All CPU pins are discussed, as are timing diagrams.

Chapter 7, Memory System Design, and Chapter 8, I/O System Design, extend the information presented in Chapter 6, and utilize it in the design of custom memory and I/O circuitry. Memory system topics include bus buffering, full- and partial-address decoding, RAM and EPROM interfacing, and Dynamic RAM. I/O System topics include memory-mapped I/O, parallel data transfer, serial data transfer, and memory-mapped video.

Advanced Programming Using 68000 Peripherals is the subject of Chapter 9. In this chapter, a number of peripherals designed for the 68000 are examined. These peripherals implement serial and parallel I/O, memory management, DMA, and floating-point operations. Programming and interfacing are discussed for each peripheral. Interfacing a non-Motorola peripheral is also covered. Other textbooks rarely pay equal attention to both hardware and software. This book was written to give equal treatment to both, culminating in a practical exercise: building and programming your own single-board computer! Chapter 10, Building a Working 68000 System, is included to give students a chance to design, build, and program their own 68000-based computer. The system contains 2K words of EPROM, 2K words of RAM, and a serial I/O device. The hardware is designed first, followed by design of the software monitor program. Some books choose to explain the operation of a commercial system, such as the MC68000 Educational Computer. This approach is certainly worthwhile, but does not give the student the added advantage of knowing *why* certain designs were used. The hardware and software designs in Chapter 10 are sprinkled with many questions, which are used to guide the design toward its final goal.

The single-board computer presented in Chapter 10 has been built by a number of senior students at Broome Community College, in an average of six weeks. It is reasonable to say that most students can build a working system in one semester.

Because of the information presented, some chapters are much longer than others. Even so, it is possible to cover certain sections of selected chapters out of sequence, or to pick and choose sections from various chapters. Chapter 3 could be covered in this way, with emphasis placed on additional addressing modes, or groups of instructions, at a rate deemed appropriate by the instructor. Also, some sections in Chapter 9 may be skipped, depending on the instructor's choice of peripheral. Some instructors may wish to cover hardware before (Chapter 6) programming (Chapters 3 and 5). There is no reason this cannot be done.

The appendixes present a full list of 68000 instructions, their allowed addressing modes, flag usage, and instruction times. In addition, they contain data sheets for three 68000-based peripherals, the 68681 Dual UART, the 68230 PI/T, and the 68881 floating-point coprocessor. This avoids the need for secondary references.

In summary, more than 175 illustrations and 35 different applications are used to give the student sufficient exposure to the 68000. The added benefit of Chapter 10, where a working system is developed, makes this book an ideal choice for a student wishing to learn about microprocessors. The old saying that 8-bit machines are easier to learn on is outdated now. The instruction sets of the newer 16-bit machines, though more complex, are easier to learn and code with. Furthermore, even though this book deals only with the 68000 family, the serious microprocessor student should be exposed to other CPUs as well. But to try to cover two or more different microprocessors in one text does not do justice to either. For this reason, attention is focused on the 68000 family and not on other CPUs.

An instructor's solutions manual is available from the publisher, containing solutions to all end-of-chapter questions. In addition, a program diskette may be ordered from the publisher upon adoption, which contains all example programs used in the text, plus source and object code files for the minimal 68000 system designed in Chapter 10. The disk allows the instructor to release programming examples to the students for studying purposes. It also allows the EPROMs required by the 68000 system to be programmed, via the supplied object code files, without having to first assemble the source.

#### CHANGES AND ADDITIONS FOR THE SECOND EDITION

A number of changes and additions were made to the text in this edition. The changes mostly involve the renumbering of several chapters, and have not removed *any* information that was present in the first edition. The old Chapter 2, A Review of the 6800 Microprocessor, has been moved to become Appendix E. The old Chapter 4, Hardware Details of the 68000, is now Chapter 6. The old Chapter 8, Memory and I/O Systems, has been split into separate chapters: Chapter 7, Memory System Design, and Chapter 8, I/O System Design. Old Chapters 3, 5, 6, and 7 have become Chapters 2 through 5. This reordering places the major software and hardware chapters into two groups (Chapters 2 through 5, and Chapters 6 through 8).

Many of the additions include *new* software examples. These examples cover sorting, binary and BCD number conversions, and stack and queue operations. In addition, a special topic called the **Calculator Project** appears in several chapters, and is included to help show how the 68000 is used in a complete system.

Many chapters now also contain additional study questions to further challenge the student.

To insure that students get the opportunity to solve the study questions on their own, the answers to selected study questions have been removed. This was done to discourage access to answers before a real attempt is made to solve the study question. All study questions are solved in the instructors solution manual.

#### ACKNOWLEDGMENTS

I would like to thank all of the students and instructors who used the first edition, and who contributed many helpful comments.

The following individuals contributed many helpful comments during the rewrite, and I am grateful for their advice:

Michael Eshaghnia, DeVry Institute of Technology, Los Angeles; Parimal A. Patel, The University of Texas at San Antonio; David Cummings, Marguerite Rawlston, Myron Sveum, Metropolitan State College, Denver; and R. Sridhar, SUNY at Buffalo.

### CONTENTS

#### CHAPTER 1 Microprocessor-Based Systems

Objectives 1

1.1 Introduction 1

1.2 System Block Diagram 2

1.3 Microprocessor Operation 6

- 1.4 Hardware/Software Requirements 6
- 1.5 Evolution of Microprocessors 8
- 1.6 Special Gates for Microcomputer Use 15

 The Octal Buffer
 10

 The Octal Bus Transceiver
 11

 The Octal D-Type Flip-Flop
 12

 The 3- to 8-Line Decoder
 13

 The Priority Encoder
 13

 The Parity Generator/Checker
 14

- 1.7 The Calculator Project 14
- 1.8 Summary 15 Study Questions 16

#### **CHAPTER 2**

#### An Introduction to the 68000 Microprocessor

Objectives 19

- 2.1 Introduction 19
- 2.2 The Software Model of the 68000 20
- 2.3 A Functional Description of the 68000 21
- 2.4 68000 Data Organization 21
- 2.5 68000 Instruction Types 22
- 2.6 68000 Addressing Modes 23

1

- 2.7 68000 Exceptions 24
- 2.8 Advantages of the 68000 25
- 2.9 The 68008: An 8-Bit Spinoff 27
- 2.10 The 68010: A Virtual-Memory Processor 27
- 2.11 The 68020: A True 32-Bit Machine 28
- 2.12 The 68030: An Enhanced 32-Bit Machine 29
- 2.13 Beginning the Calculator Project 30
- 2.14 Summary 31 Study Questions 31

#### CHAPTER 3 Software Details of the 68000

Objectives 33

- 3.1 Introduction 33
- 3.2 Assembly Language Programming 34
- 3.3 68000 Instruction Types 38
- 3.4 68000 Addressing Modes 39

Data Register Direct 39 Address Register Direct 40 Address Register Indirect 40 Address Register Indirect with Postincrement 41 Address Register Indirect with Predecrement 41 Address Register Indirect with Displacement 42 Address Register Indirect with Index 43 Absolute Short Address 44 Absolute Long Address 44 Program Counter with Displacement 44 Program Counter with Index 45 Immediate Data 47 Quick Immediate Data 47 Implied Addressing 48

3.5 The 68000's Instruction Set 48

The Condition Codes 48 The Data Transfer Group 49 The Arithmetic Group 55 The Logical Group 63 The Shift and Rotate Group 65 The Bit Manipulation Group 67 The BCD (Binary Coded Decimal) Group 69 The Program Control Group 70 The System Control Group 75

- 3.6 How an Assembler Generates Machine Code 79
- 3.7 Programming Examples 80

Data Summing 80 Searching a List 81

Block Move 81 Baise to Power 82 A Subroutine Dispatcher 82 The Calculator Control Program 83

3.8 Summary 84 Study Questions 85

#### CHAPTER 4 Exception Processing

89

Objectives 89 Introduction 89 4.1 4.2 Execution States 90 4.3 Privilege States 90 Changing the Privilege State 4.4 94 4.5 Exception Processing 94 Exception Processing Sequence 95 Step 1: Adjust Status Register 95 Step 2: Get Vector Number 95 Step 3: Save Processor Information Step 4: Fetch New Program Counter 98 4.6 Multiple Exceptions 99 4.7 Special Exceptions 100 Reset 100 Bus Error 101 Address Error 101 Trace 101 Interrupts 102 Illegal Instructions 104 Unimplemented Instructions 106 Privilege Violation 106 TRAP 106 TRAPV 107 CHK 107 Divide-by-Zero 108 4.8 Exception Handlers 108

97

4.9 Summary 110 Study Questions 110

#### CHAPTER 5

#### An Introduction to Programming the 68000

Objectives 113

5.1 Introduction 114

5.2 Tackling a Large Programming Assignment 114 The Assignment 114

	Breaking the Program Down into Modules 115
	Testing the Modules 116 Creating the Final Module 116
5.3	Data Gathering 118
	The Keyboard Buffer 118
	Packing BCD Numbers 119
5.4	Searching Data Tables 120
	Searching for a Single Item 120 Searching for the Highest Integer 121 Comparing Strings 122 A Command Recognizer 122
5.5	Sorting 123
5.6	Computational Routines 125
	Binary Addition 125 Binary Subtraction 126 Binary Multiplication 127 Binary Division 128 BCD Addition 129 BCD Subtraction 130 BCD Multiplication 130 BCD Division 132 Deriving Other Mathematical Functions 134
5.7	Number Conversions 138
	BCD to Binary Conversion138Binary to BCD Conversion139
5.8	Control Applications 140
	A Computerized Burglar Alarm 141 A Constant-Speed Motor Controller 146
5.9 5.10 5.11 5.12	Instruction Execution Times 147 Exception Handling 149 Linked Lists 152 Stacks and Queues 155
	Stacks 155 Queues 156
5.13 5.14 5.15 5.16	Multitasking 158 Memory Management 160 Special Calculator Functions 162 Summary 164 Study Questions 164

#### **CHAPTER 6**

#### Hardware Details of the 68000

Objectives 169

6.1 Introduction 169

- 6.2 CPU Specifications 170
- 6.3 CPU Pin Descriptions 170

 $\begin{array}{lll} V_{cc}, \, GND, \, and \, CLK & 170 \\ FC_{0}, \, FC_{1}, \, and \, FC_{2} & 171 \\ E, \, VMA, \, and \, VPA & 172 \\ \overline{RESET}, \, HALT, \, and \, \overline{BERR} & 173 \\ \overline{IPL}_{0}, \, \overline{IPL}_{1}, \, and \, \overline{IPL}_{2} & 175 \\ \overline{BR}, \, BG, \, and \, \overline{BGACK} & 175 \\ \overline{AS}, \, R/W, \, UDS, \, LDS, \, and \, DTACK & 177 \\ A_1 \, through \, A_{23}, \, D_0 \, through \, D_{15} & 178 \\ \end{array}$ 

- 6.4 System Timing Diagrams 179 Processor HALT Timing 179 Bus Arbitration Timing 181
- 6.5 Summary 181 Study Questions 183

#### CHAPTER 7 Memory System Design

Objectives 187

- 7.1 Introduction 187
- 7.2 The 68000 Address and Data Buses 188
- 7.3 Bus Buffering 189
- 7.4 Accessing Memory 190
- 7.5 Designing a Memory Address Decoder 194
- 7.6 Partial-Address Decoding 201
- 7.7 Generating DTACK 204
- 7.8 A Complete RAM/EPROM Memory 206
- 7.9 Dynamic RAM Interfacing 208

 What is Dynamic RAM?
 208

 Accessing Dynamic RAM
 209

 Refreshing Dynamic RAM
 212

 A Dynamic RAM Controller
 215

- 7.10 Direct Memory Access 216
- 7.11 Summary 216
  - Study Questions 217

#### CHAPTER 8 I/O System Design

- Objectives 223
- 8.1 Introduction 223
- 8.2 Memory-Mapped I/O 224

8.3	Parallel-Data Transfer: The 6821 PIA	224	
	Programming the 6821 225 Interfacing the 6821 229		

- 8.4 Serial Data Transfer: The 6850 ACIA 232 Programming the 6850 232 Interfacing the 6850 237
- 8.5 Memory-Mapped Video I/O: The 6845 CRT Controller 239
- 8.6 Summary 241 Study Questions 242

#### **CHAPTER 9**

#### Advanced Programming Using 68000 Peripherals

Objectives 245

- 9.1 Introduction 245
- 9.2 The 68440 Dual DMA Controller 246 Interfacing the 68440 247
  - Programming the 68440 250
- 9.3 The 68451 Memory Management Unit 257 Interfacing the 68451 259 Programming the 68451 261
- 9.4 The 68681 Dual UART (Universal Asynchronous Receiver/Transmitter) 265 Interfacing the 68681 266 Programming the 68681 267

#### 9.5 The 68230 PI/T (Parallel Interface/Timer) 272 Interfacing the 68230 273 Programming the 68230 274

- 9.6 The 68901 Multifunction Peripheral 286 Interfacing the 68901 287 Programming the 68901 288
- 9.7 The 68153 Bus Interrupt Module 291 Interfacing the 68153 291
  - Programming the 68153 292
- 9.8 The 68881 Floating-Point Coprocessor 295 Interfacing the 68881 295 Programming the 68881 296
- 9.9 Interfacing with Non-Motorola Peripherals 301
   9.10 A Summary of Other 68000-Based Peripherals 302
   The 68652 Multiprotocol Communications Controller 302
  - The 68184 Broadband Interface Controller 302 The 68824 Token-Passing Bus Controller 302 The 68452 Bus Arbitration Module 302

307

The 68590 LAN Controller for Ethernet303The 68465 Floppy Disk Controller303The 68486/68487 Raster Memory System303

9.11 Summary 303 Study Questions 303

#### **CHAPTER 10**

#### Building a Working 68000 System

Objectives 307

10.1 Introduction 307

- 10.2 Minimal System Requirements 308
- **10.3** Designing the Hardware 308

The Timing Section309The CPU Section311The Memory Section313The Serial Section316

#### 10.4 The Minimal System's Parts List 319

- 10.5 Construction Tips 320
- 10.6 Using Programmable Logic in the Minimal System 321
- **10.7** Writing the Software Monitor 324

The Auxiliary Subroutines 325 The Monitor Commands 330 The Command Recognizer 330 The DUMP Routine 331 The EXECUTE Routine 333 The MOVE Routine 333 The PATCH Routine 333 The Body of the Monitor 334

- 10.8 Adding Commands to the Monitor 336
- 10.9 Example Programs 337

TV Typewriter 337 Improved TV Typewriter 337 Counter with Message 338 Hexadecimal Adder 338 Memory Search 338

10.10 Summary 339 Study Questions 339

APPENDIX A 68000 Data Sheets

APPENDIX B 68000 Instruction Set

APPENDIX C 68000 Instruction Execution Times	418
APPENDIX D 68000 Peripheral Data Sheets	428
APPENDIX E The 6800 Microprocessor: A Historical Perspective	471
INDEX	487

## CHAPTER

# 1

## Microprocessor-Based Systems

#### Objectives

In this chapter you will learn about:

- The block diagram of a microprocessor-based system and the function of each section
- · The processing cycle of a microprocessor
- · The way software is used to initialize hardware and peripherals
- · The history of the microprocessor and of the different generations of computers
- · Some of the integrated circuits used in microprocessor-based systems
- · The calculator project

#### 1.1 INTRODUCTION

The invention of the microprocessor has had a profound impact on many aspects of our lives, since today even the most mundane chores are being accomplished under its supervision—something that allows us more time for other productive endeavors. Even a short list of the devices utilizing the microprocessor shows how dependent we have become on it:

- 1. Pocket calculators
- 2. Digital watches (some with calculators built in)
- 3. Automatic tellers (at banks and food stores)
- 4. Smart telephones
- 5. Compact disk players
- 6. Home security and control devices

- 7. Realistic video games
- 8. Talking dolls and other toys
- 9. VCRs
- 10. Home computers

The purpose of this chapter is to show how the microprocessor is used as a master controller in a small system. While no specific hardware or software will be presented, we will see what types of hardware functions are most desirable to include in a small system and what jobs must be performed by the software to control the hardware. Section 1.2 covers the block diagram of a microprocessor-based system and explains each functional unit. Section 1.3 reviews the basic operation of a microprocessor. Section 1.4 discusses the hardware and software requirements of a small microprocessor control system. Section 1.5 shows how the microprocessor has evolved over time, from the initial 4-bit machines to today's 16- and 32-bit processors. Section 1.6 presents a number of special logic gates well suited for use in a microprocessor-based system. Finally, an introduction to the calculator project is given in Section 1.7.

#### 1.2 SYSTEM BLOCK DIAGRAM

Any microprocessor-based system must of necessity have some standard elements such as memory, timing, and input/output (I/O). Depending on the application, other exotic circuitry may be necessary as well. Analog-to-digital (A/D) converters and their counterpart, digital-to-analog (D/A) converters, interval timers, math coprocessors, complex interrupt circuitry, speech synthesizers, and video display controllers are just a few of the special sections that may also be required. Figure 1.1 depicts a block diagram of a system containing some of the more standard circuitry and functions normally used.

As the figure shows, all components communicate via the **system bus**. The system bus is composed of the processor address, data, and control signals. The **central processing unit** (**CPU**) is the heart of the system, the master control-






FIGURE 1.1 Standard block diagram of a microprocessor-based system

ler of all operations that can be performed. The CPU executes instructions that are stored in the **memory** section. For the sake of future expansion, the system bus is commonly made available to the outside world (through a special connector). Devices may then be added easily as the need arises. Commercial systems have predefined buses that accomplish this. All devices on the system bus must communicate with the processor, usually within a tightly controlled period of time. The **timing** section governs all system timing and thus is really responsible for the proper operation of all system hardware. The timing section usually consists of a crystal oscillator and timing circuitry (counters designed to produce the desired frequencies) set up to operate the processor at its specified clock rate. Using a high-frequency crystal oscillator and dividing it down to a lower frequency provides for greater stability. Figure 1.2 shows the distribution of timing signals throughout the microprocessor-based system. The timing section supplies timing signals for a number of different sections.

The CPU section consists of a microprocessor and the associated logic circuitry required to enable the CPU to communicate with the system bus. These logic elements may consist of data and address bus drivers, a bus controller to generate the correct control signals, and possibly a math coprocessor. **Coprocessors** are actually microprocessors themselves; their instruction set consists mainly of simple instructions for transferring data and complex instructions for performing a large variety of mathematical operations. Coprocessors perform these operations at very high clock speeds with a great deal of precision (80-bit results are common). In addition to the basic add/subtract/multiply/ divide operations, coprocessors are capable of finding square roots, logarithms, a host of trigonometric functions, and more.

The actual microprocessor used depends on the complexity of the task that will be controlled or performed by the system. Simple tasks require nothing more complicated than an 8-bit CPU. A computerized cash register would be a good example of this kind of system. Nothing more complicated than binary coded decimal (BCD) addition and subtraction—and possibly some record keeping—is needed. But for something as complex as a flight control computer for an aircraft or a digital guidance system for a missile, a more powerful 16- or 32-bit microprocessor must be used.





The memory section usually has two components: read-only memory (ROM) and random access memory (RAM). Some systems may be able to work properly without RAM, but all require at least a small amount of ROM. The ROM is included to provide the system with its intelligence, which is ordinarily needed at start-up (power-on) to configure or initialize the peripherals, and sometimes to help recover from a catastrophic system failure (such as an unexpected power failure). Some systems use the ROM program to download the main program into RAM from a larger, external system, such as a personal computer (PC) or a mainframe computer. In any event, provisions are usually made for adding additional ROM as the need arises.

There are three types of RAM. For small systems that do not process a great deal of data, the choice is static RAM. Static RAM is fast and easy to interface but comes in small sizes of 32 kilobytes (KB) or less as of this writing. Larger memory requirements are usually met by using dynamic RAM, a different form of memory that has high density (256K bits per chip or more) but that unfortunately requires numerous refreshing cycles to retain the stored data. Even so, dynamic RAM is the choice when large amounts of data must be stored, as in a system gathering seismic data at a volcano or in one receiving digitized video images from a satellite.

Both static and dynamic RAM lose their information when power is turned off, which may cause a problem in certain situations. Previous solutions involved adding battery backup circuitry to the system to keep the RAMs supplied with power during an outage. But batteries can fail, so a better method was needed. Thus came the invention of **nonvolatile memory** (**NVM**), which is memory that retains its information even when power is turned off. **NVM** comes in small sizes and therefore is used to store only the most important system variables in the event of a power outage.

We will not consider other storage media such as disks or tape, since they require complex hardware and software to operate and are not required in most control applications.

When a microprocessor is used in a control application, sometimes the system must respond to special external circumstances. For example, a power failure on a computer-controlled assembly line requires immediate attention by the system, which must contain software designed to handle the unexpected event. The event actually *interrupts* the processor from its normal program execution in order to service the unexpected event. The system software is designed to handle the power-fail interrupt in a certain way and then return to the main program. An interrupt thus is a useful way to grab the processor's attention, get it to perform a special task, and then resume execution from where it left off.

Not all types of interrupts are unexpected. Many are used to provide the system with useful features such as real-time clocks, multitasking capability, and fast input/output operations.

The interrupt circuitry needed from system to system will vary depending on the application. A system used for keeping time only has to use a single interrupt line connected to a timing source. A more complex system, such as an assembly line controller, which may need to monitor multiple sensors, switches, and other items, may require many different prioritized interrupts and would therefore need more complex interrupt circuitry.

Some systems may require serial I/O for communication with an operator's console or with a host computer. In Figure 1.3 we see how a small system might communicate with other devices or systems via serial communication. While this type of communication is slow, it has the advantage of simplicity: Only two wires (for receive and transmit) plus a ground are needed. Serial communication is easily adapted for use in fiber-optic cables. Parallel I/O, on the other hand, requires more lines (at least eight) but has the advantage of being very fast. A special parallel operation called **direct memory access** (DMA) is used to transfer data from a hard disk to a microcomputer's memory. Other uses for parallel I/O involve reading switch information, controlling indicator lights, and transferring data to A/D and D/A converters and other types of parallel devices.

All of these sections have their uses in a microprocessor-based system. Whether or not they are actually utilized depends on the designer and the application.




FIGURE 1.3 Serial communication possibilities in a small system

#### **1.3 MICROPROCESSOR OPERATION**

No matter how complex microprocessors become, they will still follow the same pattern of operations during program execution: endless fetch, decode, and execute cycles. During the fetch cycle the processor loads an instruction from memory into its internal instruction register. Some advanced microprocessors load more than one instruction into a special buffer to decrease program execution time. The idea is that while the microprocessor is decoding the current instruction, other instructions can be read from memory into the instruction cache, a special type of internal high-speed memory. In this fashion the microprocessor performs two jobs at once, thus saving time.

During the decode cycle the microprocessor determines what type of instruction has been fetched. Information from this cycle is then passed to the execute cycle. To complete the instruction, the execute cycle may need to read more data from memory or write results to memory.

While these cycles are proceeding, the microprocessor is also paying attention to other details. If an interrupt signal arrives during execution of an instruction, the processor will usually latch onto the request, holding off on interrupt processing until the current instruction finishes execution. The processor also monitors other signals such as WAIT, HOLD, or READY inputs. These are usually included in the architecture of the microprocessor so that slow devices, such as memories, can communicate with the faster processor without loss of data.

Most microprocessors will also include a set of control signals that allow external circuitry to take over the system bus. In a system where multiple processors share the same memory and devices, these types of control signals are necessary to resolve **bus contention** (two or more processors needing the system bus at the same time). Multiple-processor systems are becoming more popular now as we continue to strive toward faster execution of our programs. **Parallel processing** is a term often used to describe multiple-processor systems and their associated software.

Special devices called **microcontrollers** are often used in simple control systems because of their many features. Microcontrollers are actually soupedup microprocessors with built-in features such as RAM, ROM, interval timers, parallel I/O ports, and even A/D converters. Microcontrollers are not used for really big systems, however, because of their small instruction sets. Unfortunately, we have yet to get everything we want on a single chip!

#### 1.4 HARDWARE/SOFTWARE REQUIREMENTS

We saw earlier that it is necessary to have at least some ROM in our system to take care of peripheral initialization. What type of initialization is required by the peripherals? The serial device must have its BAUD rate, parity, and number of data and stop bits programmed. Parallel devices must be configured because most allow the direction (input or output) of their I/O lines to be programmed in many different ways. It is then necessary to set the direction of these I/O lines when power is first applied. For a system containing a digitalto-analog converter it may be important to output an initial value required by the external hardware. Since we can never assume that correct conditions exist at power-on, the microprocessor is responsible for establishing them.

Suppose a certain system contains a video display controller. Start-up software must select the proper screen format and initialize the video memory so that an intelligent picture (possibly a menu) is generated on the screen of the display. If the system uses light-emitting diode (LED) displays or alphanumeric displays for output, they must be properly set as well. High-reliability systems may require that memory be tested at power-on. While this adds to the complexity of the start-up software and the time required for initialization, it is a good practice to follow. Bad memory devices will certainly cause a great deal of trouble if they are not identified.

Other systems may employ a special circuit called a **watchdog monitor**. This circuit operates like this: During normal program execution the watchdog monitor is disabled. Should the program veer from its proper course, the monitor will automatically reset the system. A simple way to make a watchdog monitor is to use a binary counter, clocked by a known frequency. If the counter is allowed to increment up to a certain value, the processor is automatically reset. The software's job, if it is working correctly, is to make sure that the counter never reaches this count. A few simple logic gates can be used to clear the counter microprocessor control, possibly whenever the CPU examines a certain memory location.

For flexibility, the system may have been designed to download its main program from a host system. If this is the case, the system software will be responsible for knowing how to communicate with the host and place the new program into the proper memory locations. To guarantee that the correct program is loaded, the software should also perform a running test on the incoming data, requesting the host to retransmit portions of the data whenever it detects an error.

Sometimes preparing for a power-down is as important as doing the startup initialization. A power supply will quite often supply voltage in the correct operating range for a few milliseconds after the loss of AC. It is during these few milliseconds that the processor must execute the shutdown code, saving important system data in nonvolatile RAM or doing whatever is necessary for a proper shutdown. If the system data can be preserved, it may be possible to continue normal execution when power is restored.

For systems that will be expanded in the future, the system bus must be made available to the outside world. To protect the internal system hardware, all signals must be properly buffered. This involves using tristate buffers or similar devices to isolate the internal system bus from the bus available to the external devices. Sometimes optoisolators are used to completely separate the internal system signals from the external ones. The only connection in optoisolators is a beam of light, which makes them ideal when electrical isolation is required. Figure 1.4 sums up all of these concepts with an expanded block diagram of a microprocessor-based control system. Notice once again that all devices in the system communicate with the CPU via the system bus.

#### 1.5 EVOLUTION OF MICROPROCESSORS

We have come a long way since the early days of computers, when ENIAC (for Electronic Numerical Integrator and Computer) was state of the art and occupied thousands of square feet of floor space. Constructed largely of vacuum tubes, it was slow, prone to breakdown, and performed a limited number of instructions. Even so, ENIAC ushered in what was known as the **first generation** of computers.

Today, thanks to advances in technology, we have complete computers that fit on a piece of silicon no larger than your fingernail and that far outperform ENIAC.

When the transistor was invented, computers shrank in size and increased in power, leading to the second generation of computers. Third-generation computers came about with the invention of the integrated circuit, which allowed hundreds of transistors to be packed on a small piece of silicon. The transistors were connected to form logic elements, the basic building blocks of digital computers. With third-generation computers we again saw a decrease in size and increase in computing power. Machines like the 4004 and 8008 by Intel found some application in simple calculators, but they were limited in power and addressing capability. When improvements in integrated circuit technology enabled us to place thousands of transistors on the same piece of silicon, computers really began to increase in power. This new technology, called large-scale integration (LSI), is even faster than the previous mediumand small-scale integration (MSI and SSI) technologies, which dealt with only tens or hundreds of transistors on a chip. LSI technology has created the fourth generation of computers that we use today. An advanced form of LSI technology, VLSI, meaning very-large-scale integration, is also being used to increase processing power.

The first microprocessors that became available with third-generation computers had limited instruction sets and thus restricted computing abilities. Although they were suitable for use in electronic calculators, they simply did not have the power needed to operate more complex systems, such as guidance systems or scientific applications. Even some of the early fourth-generation microprocessors had limited capabilities because of the lack of addressing modes and instruction types. Eight-bit machines like the 8080, Z80, and 6800 were indeed more advanced than previous microprocessors, but they still did not possess multiply and divide instructions. How frustrating and time consuming to have to write a program to do these operations when needed!

Within the last decade microprocessor technology has improved tremendously, however. Sixteen-bit processors can now multiply and divide, operate on many different data types (4-, 8-, 16-, and 32-bit numbers), and address




FIGURE 1.4 Expanded block diagram of a microprocessor-based system

*millions* of bytes of information. Processors of the 1970s were limited to 64KB, a small amount of memory by today's standards.

Each new microprocessor to hit the market boasts a fancier instruction set and faster clock speed, and indeed our needs for faster and better processors keep growing. A new technology called RISC (for reduced instruction set computer) has recently gained acceptance. This technology is based on the fact that most microprocessors utilize only a small portion of their entire instruction set. By designing a machine that uses only the more common types of instructions, processing speed can be increased without the need for a significant advance in integrated circuit technology.

Why the need for superfast machines? Consider a microprocessor dedicated to displaying three-dimensional color images on a video screen. Rotating the three-dimensional image around an imaginary axis in real time (in only a few seconds or less) may require millions or even billions of calculations. A slow microprocessor would not be able to do the job.


Eventually we will see fifth-generation computers. The whole artificial intelligence movement is pushing toward that goal, with the desired outcome the production of a machine that can think. Until then we will have to make the best use of the technology we have available.

#### 1.6 SPECIAL GATES FOR MICROCOMPUTER USE

Unfortunately we cannot simply throw a CPU, memory chips, and a handful of peripherals together and come up with a working computer. Other chips are needed to control the system timing and support communication between the peripherals and the processor. In this section we will examine some of the most common integrated circuits used in the design of a microprocessor-based system. Since most of the available microprocessors are designed for TTL (transistor transistor logic) compatibility, we will examine TTL integrated circuits section.

#### The Octal Buffer

Figure 1.5 shows the schematic diagram of a commercial 74LS244 octal buffer. This chip is very useful in many ways. It can be used to buffer address lines and control the flow of information onto a data bus. When a system is designed with multiple memory devices, all of which require address and data lines, the



fan-out of the microprocessor's output lines can easily be exceeded. Having a CPU address line drive three or four inputs is not unreasonable, but trying to drive twenty or twenty-five inputs with an unbuffered output will certainly not work. This is because of the output current limitation of the processor's signal lines; most CPUs cannot supply more than a few mA. The 74LS244 is designed to correct this problem. Each of its outputs is able to sink 24 mA, more than enough to satisfy our design needs.

The octal buffer is placed *between* the CPU and the memory chips (or peripherals), as we can see in Figure 1.6. This design actually serves two purposes. It not only provides the necessary drive capability to the CPU address lines, but also serves to isolate the CPU from the system bus. If we consider a system that will have other devices (or processors) using its system bus, the host CPU can be easily disconnected by tristating its octal buffers.

#### The Octal Bus Transceiver

The 74LS245 is an octal bus transceiver. Figure 1.7 shows that this device is used to buffer signals in two directions, making it suitable for use in <u>buffering</u> a bidirectional data bus. The transceiver is controlled by two inputs:  $\overline{EN}^*$  (enable) and DIR (direction). If  $\overline{EN}$  is high, the transceiver is tristated in both directions and will not pass data either way. When  $\overline{EN}$  is low, data is passed in the direction specified by DIR.

Normally the CPU's  $R/\overline{W}$  line is used to control the direction of data through the transceiver. When  $R/\overline{W}$  is high, the 74LS245 passes data into the processor. When  $R/\overline{W}$  is low, data is output from the processor.

\*The overbar in EN is used to show that the asserted (active) state of this signal is low. EN would be an active high signal.




FIGURE 1.6 Microprocessor address line: (a) cannot drive required number of memory devices and (b) drives all memory devices via octal buffer






FIGURE 1.7 The 74LS245 octal bus transceiver

The 74LS245's 24-mA drive capability on each output makes it ideal for driving the CPU's bidirectional data bus.

#### The Octal D-Type Flip-Flop

Figure 1.8 shows the schematic of a 74LS273 octal D-type flip-flop. This device is very useful when constructing 8-bit output ports (or 16-bit ports by using two devices). All eight flip-flops share a common clock and clear line. This makes it easy to either capture a byte of data or clear all outputs at the same






time. When only 8 bits must be latched, the 74LS273 is a perfect choice, being cheaper and easier to use than a full-blown parallel device.

### The 3- to 8-Line Decoder

The 74LS138 3- to 8-line decoder is very useful when designing memory circuitry. Figure 1.9 shows the schematic for this device, which activates one of its outputs at a time, depending on the binary code present at the inputs. When used in a memory circuit, the A, B, and C inputs will be connected to three upper address lines (with the lower address lines going directly to the ROM and RAM chips). The outputs will be connected to the CE inputs of the memory chips. This will cause different memory devices—or maybe none—to be enabled, depending on the condition of the upper address lines.

### The Priority Encoder

The 74LS148 8- to 3-line priority encoder, pictured in Figure 1.10, finds application in interrupt circuitry. Quite often a system will be presented with a



number of interrupt signals. What should the processor do when more than one interrupt signal is active at the same time? The 74LS148 solves the problem by prioritizing the interrupts. Normally a single input will go to the low state, causing the  $A_0$  through  $A_2$  outputs to represent the binary code of the input that became active. If two or more inputs go low at the same time, the outputs will represent the number of the highest active input (for example, this would be input 5, if 5, 4, and 2 are all active).


### The Parity Generator/Checker

Figure 1.11 shows the schematic diagram of the 74LS180 even/odd parity generator/checker. This device is most useful in memory circuitry that requires high reliability. Instead of storing just 8-bit values in each memory location, 9 bits are used, with one dedicated to the parity of the stored data. When the CPU writes data to a memory location, the 74LS180 generates the parity bit for the data, which is then stored. When the processor reads the same location, the parity of the 8 data bits is recomputed by the 74LS180 and compared with the parity bit that was stored. A **parity error** results when the two bits fail to match. This type of memory failure is usually catastrophic because there is no way to recover the good data.

Parity generators/checkers are also used in serial transmission circuitry, and are usually contained within the transmitter/receiver sections.

### 1.7 THE CALCULATOR PROJECT

Although the following chapters contain numerous hardware and software design examples and applications, a book-long example called the *calculator* 




*project* will be utilized to show how an entire 68000-based system is developed. The common features and operations of a calculator are known to all, and this familiarity is used to bring in new concepts and ideas as they are presented in each chapter. For example, the display and keypad sections of the calculator are designed in the chapter on peripherals. The calculator's mathematical routines are developed in the chapters on programming and exceptions. Throughout the project, numerous questions are asked and answered to guide the design toward a final product. Room for improvement is deliberately included, to encourage original thought.

A simplified block diagram of the calculator is shown in Figure 1.12. Specific interfaces for the RAM, EPROM, and input/output sections will be designed, as will the software to run the entire system. Since the design is broken up into specific sections, every effort is made to ensure that out-of-sequence treatment does not affect the reader's understanding of any single section.

### 1.8 SUMMARY

In this chapter we have examined the operation of microprocessor-based systems. We saw that the complexity of the hardware, and thus of the software, is a function of the type of application. Through the use of many different types of peripherals, such as parallel and serial devices, analog-to-digital converters, and others, a system can be tailored to perform almost any job. We also reviewed the basic fetch, decode, and execute cycle of a microprocessor, and examined the other duties the CPU performs, one of which was interrupt handling.

We also covered the initialization requirements of peripherals used in a microprocessor-based system, and why it is necessary to perform initializa-



tion in the first place. Other types of hardware and software requirements were also examined, such as the use of a watchdog monitor and a nonvolatile memory.


Four different generations of computers were presented and their differences highlighted. Current computing trends dealing with parallel processing and artificial intelligence were also introduced.

We then looked at a number of different TTL gates that for various reasons find their way into many microcomputer designs. This was followed by a description of the calculator project, a hardware/software design concept that will reappear in the following chapters.

### STUDY QUESTIONS

- 1. Make a list of 10 additional products containing microprocessors that we use everyday.
- 2. Why would an oscillator circuit utilizing a resistor-capacitor network to control its frequency be unstable and unsuitable for use in a microprocessor-based system?
- 3. Speculate on the uses for timing signals in the serial I/O, memory, and interrupt sections.
- 4. Why do coprocessors enhance the capabilities of an ordinary CPU?
- 5. Draw a block diagram for a computerized cash register. The hardware should include a numerical display, a keyboard, and a compact printer.
- 6. What kind of initialization software would be required for the cash register of Question 5?
- 7. What would be the difference in system RAM requirements for two different cash registers, one without record keeping and one with?
- 8. What type of information should be stored in NVM during a power failure in a system designed to control navigation in an aircraft?
- **9.** What types of interrupts may be required in a control system designed to monitor all doors, windows, and elevators in an office complex?
- 10. Name some advantages of downloading the main program into a microprocessorbased system. Are there any disadvantages?
- 11. Suppose that a number of robots making up a portion of an automobile assembly line are connected to a master factory computer. What kinds of information might be passed between the factory computer and the microprocessors controlling each robot?
- 12. A certain hard disk transfers data at the rate of 8 million bits per second. Explain why the CPU would not be able to perform the transfer itself, thus requiring the use of a DMA controller.
- 13. What kinds of problems arise if two devices attempt to use the system bus at the same time?
- Explain how two microprocessors might be connected so that they share the same memory and peripherals.
- 15. Suppose that three microprocessors are used in the design of a new video game containing color graphics and complex sounds. How might each microprocessor function?
- 16. Why did processing speed increase with each new generation of computers?

- 17. List five different applications that might need the fast computing power of a RISCbased machine.
- 18. One reason 16-bit processors are faster than 8-bit machines is that they operate on twice as many data bits at the same time. Why doesn't everyone using an 8-bit machine just switch over to a 16-bit processor?
- 19. An upward-compatible microprocessor is one that can execute instructions from earlier models. How would a designer of the new CPU implement upward compatibility?
- 20. Explain how an octal buffer may be used to load information from a set of switches onto the CPU data bus.
- 21. Show how an octal latch could be used to control a 7-segment display (including the decimal point).
- 22. Why use a 74LS244 instead of a 74LS245 to buffer a CPU's address lines?
- **23.** How can two groups of three different signals each be connected to a priority encoder, so that one group has a priority of 6 and the other a priority of 3?
- 24. Why would a parity checker only recognize single, or odd-numbered, bit errors?
- 25. What advantages does a microcontroller have over a microprocessor? What disadvantages?



# CHAPTER

# 2

# An Introduction to the 68000 Microprocessor

## Objectives

In this chapter you will learn about:

- The register set of the 68000
- · The addressing capabilities and data types that may be used
- · The different addressing modes and instruction types available
- The usefulness of exceptions
- Some of the hardware and software advantages of the 68000
- Some of the differences between the 68000 and the 68008/10/20/30 microprocessors

# 2.1 INTRODUCTION

The introduction of the 68000 into the arena of microprocessors came at a time when we were reaching the limits of what an 8-bit machine could do. With their restricted instruction sets and addressing capabilities, it was obvious that something more powerful was needed. The 68000 contains instructions previously unheard of in 8-bit machines, a very large address space, many different addressing modes, and an architecture that easily lends itself to multiprocessing or multitasking (running many programs simultaneously).

In this chapter we will examine the features of the 68000 microprocessor and its cousins, the 68008, 68010, 68020, and 68030. Only basic material will be covered, leaving the hardware and software details for upcoming chapters. From reading this chapter you should become aware that the 68000 is a machine with many possibilities. Section 2.2 covers the software model of the 68000. Section 2.3 provides a brief functional description of the processor. Section 2.4 explains the various data types that may be used (8-, 16-, and 32-bit data sizes for many instructions). Section 2.5 lists the numerous instruction types that comprise the 68000's instruction set. Section 2.6 describes the 68000's 14 different addressing modes. Section 2.7 introduces the concept of an exception and lists a few of the many types of exceptions possible. Section 2.8 compares the 68000 with another 16-bit machine—the 8086—and states its advantages. Sections 2.9 through 2.12 deal with the 68008, 68010, 68020, and 68030 microprocessors, respectively, describing them and listing their architectural differences. Section 2.13 begins the calculator project.

### 2.2 THE SOFTWARE MODEL OF THE 68000

The 68000 microprocessor contains eight data registers, referred to as D0 through D7, eight address registers, A0 through A7, a program counter, and a status register. All registers except for the status register are 32 bits in length.

Technically speaking, there are two A7 address registers. One makes up the **user** stack pointer and the other the **supervisor** stack pointer. These two processing states, user and supervisor, are what make the 68000 an ideal processor for applications involving multiprogramming, multitasking, and the creation of operating systems. Programs running in the user state are denied access to a few special instructions, two of them being STOP and RESET. Trying to execute these privileged instructions in the user state causes an error condition. The processor responds to this error condition by entering the supervisor state and taking appropriate action, determine by software, in a routine called an **exception handler**.

The processing state is determined by a special bit in the status register. Figure 2.1 portrays the details of the 16-bit status register. The lower eight bits form the user byte. These bits contain the five status bits that may be directly tested by the programmer. These five bits are commonly called **condition codes**, or **flags**. X, N, Z, V, and C represent the processor's extended, negative, zero, overflow, and carry conditions, as determined by previous instruction execution. The upper eight bits make up the system byte. These bits are unavailable to the programmer unless the processor is in the supervisor state. The processing state is controlled by the S bit (0 for user, 1 for supervisor), and there are special instructions available for manipulating this bit. A



FIGURE 2.1 68000 status register

nice addition to the 68000, and something not available on previous 8-bit machines, is the T bit, which enables trace mode in the processor. Trace mode makes it possible to single-step through a program, instruction by instruction. This is very useful when debugging a new piece of code. A trace is actually an **exception** that allows the user to debug (or monitor execution of) an executing program.

 $I_0$  through  $I_2$  make up the processor's interrupt mask. They are used to determine what levels of external interrupts the 68000 will respond to.

## 2.3 A FUNCTIONAL DESCRIPTION OF THE 68000

The 68000 is most commonly referred to as a 16-bit machine, even though it can perform a wide variety of operations on 32-bit data words. All external data enters the CPU on 16 bidirectional data lines ( $D_0$  through  $D_{15}$ ). The 68000's 23 address lines ( $A_1$  through  $A_{23}$ ), together with two other signals— UDS and LDS (for upper and lower data strobe)—give the processor the ability to address over 16 *million* bytes of memory. This large addressing space makes the handling of large databases convenient, and also supports the development of multiuser systems. Suppose that a customer needs a word processing system capable of supporting 16 users simultaneously. The 68000 makes it possible to give each user almost 1 million bytes of memory, enough storage space to hold approximately 218 pages of text (with each page containing 60 lines of 80 characters each). Some memory must, of necessity, be reserved for the operating system functions.

Other signals on the 68000 provide for two different types of data transfers: synchronous and asynchronous, with asynchronous being faster. The synchronous transfers enable the 68000 to communicate with peripherals designed for the earlier 6800 microprocessor.

Furthermore, the 68000 will respond to seven levels of external hardware interrupts, and has bus arbitration logic that supports its use in multiprocessor systems.

All of these features come in a 64-pin package that runs on a single 5-volt power supply. In addition, clock speeds for current versions of the 68000 run from 4 MHz up to 12.5 MHz. The high clock frequency, together with the ability to load 16 bits of data at once (twice that of an 8-bit machine), greatly increase the processing speed beyond the barriers encountered in the 8-bit machines.

### 2.4 68000 DATA ORGANIZATION

Even though the 68000's data and address registers are 32 bits long, it is possible to work with smaller bit quantities. Many of the processor's instructions can be directed to operate on 16, 8, or even 1 bit at a time! We generally refer to 8-, 16-, and 32-bit data lengths as bytes, words, and long words. Telling an assembler what data type to use in an instruction is done by following the

instruction mnemonic with a .B, .W, or .L extension. For example, MOVE.B means to move a byte of data, and MOVE.L means to move a long word of data. When the 68000 is directed to use only 8 bits of a register, it will use the lower 8 bits (bits 0 through 7). Words occupy the lower 16 bits of the register. Operations on these lower bits do not affect the higher bits in the register.

Figure 2.2 shows how the 68000 stores 16-bit data types in memory. The upper eight bits of the word occupy a memory location that has an even address. The lower eight bits are stored in an odd memory location one higher than that of the upper byte. The figure indicates that the processor has stored the word value B52D in memory locations 0 and 1, with the next available word boundaries starting at addresses 2 and 4. The hardware signals  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  are used to indicate which portion of the data bus contains information:  $\overline{\text{UDS}}$  for bits 15–0 and  $\overline{\text{LDS}}$  for bits 7–0.


The 68000 is capable of detecting operations that may try to violate this storage technique (for example, trying to write a word to an odd location), resulting in another type of exception, called an **address error**. Long words are stored with the upper word occupying the first two memory locations and the lower word the next two locations. Bytes may be stored too, in any location, regardless of the even/odd requirement.

### 2.5 68000 INSTRUCTION TYPES

The 68000 contains several groups of instructions designed to make the task of writing source code less tedious for the programmer. Older machines often contained many different forms of instructions that all did the same thing. For example, 8- and 16-bit additions were handled by different instructions, requiring the use of different mnemonics in the source code. The 68000 eliminates the need for the programmer to keep track of these differences. A single ADD instruction mnemonic can be easily coded to perform 8-, 16-, and 32-bit additions on either data or address registers. The same is true for data transfer instructions) for data transfers, register to register, register to memory, and immediate to register/memory use only *one* mnemonic to handle everything. Figure 2.3 shows the three ADD instructions used to add 8-, 16-, or 32-bit portions of D4 to D5.

The different instruction groups may be classified as arithmetic (add, subtract, multiply, divide, clear, and complement), logical (AND, exclusive OR,





OR, shifting, and rotates), data transfer (register exchange, transfers from memory to register, register to memory, and immediate data transfers), branches (conditional, unconditional, and special looping instructions), and machine control (stack manipulation, bit testing, STOP, RESET, and some other special ones for use with exceptions).

Altogether there are over 50 different types of instructions. When we add the 14 different addressing modes—which we will cover next—and operations on different data types, we come up with a very flexible instruction set!

### 2.6 68000 ADDRESSING MODES

The 68000 contains 14 different addressing modes derived from 6 basic types. These types are register direct, absolute data, program counter relative, register indirect, immediate data, and implied. Some of these types support the use of address or data registers in forming the address, and the addition of an offset as well. When different combinations of address or data registers and offsets are used, we end up with 14 different possible addressing modes. All of the addressing modes that follow are covered in detail in the next chapter.

Register direct addressing uses the value in one of the address or data registers as the operand. An example would be:

MOVE.L D0,D3

which copies the contents of register D0 into register D3.

Absolute data addressing means that the operand address has been included in the instruction itself. The following is an example:

MOVE.B INIT, COUNT

where INIT and COUNT are reserved byte locations in memory.

Program counter relative addressing works by adding an offset value to the current program counter. This offset value may be stored in an index register. All address and data registers may be used as index registers. Examples of this addressing mode are:

BRA	NEXT
MOVE.W	DATA, D3
MOVE.B	DATA(A5.L),D4

where A5 now acts as an index register, and DATA is the starting address of a data table located somewhere in memory.

Register indirect addressing uses an address register to point to a memory location where the operand data is stored. Offsets and index registers may also be used, and special modes called **postincrement** and **predecrement** can be employed as well. These modes automatically increment or decrement the address register during execution of the instruction. Examples of this addressing mode are:

MOVE.B	(A2),DO
MOVE.W	-(AO),Al
MOVE.L	D6,(A4)+
MOVE.B	VALUES(A0,D0.W),D1

In the fourth instruction D0 acts like an index register, and VALUES is the starting address of a data table located somewhere in memory.

Immediate data addressing means that the operand data are included in the instruction itself. An example of this addressing mode is:

MOVE.W #1000,D3

which copies the decimal value 1000 (03E8 hex) into register D3.

Implied addressing is used in instructions that make use of processor registers (such as the program counter, stack pointer, and status register), and refer to the register by name in the instruction mnemonic. Examples of implied addressing include:

> ANDI #2FH,SR MOVE USP,A2

where SR stands for status register and USP for user stack pointer.

### 2.7 68000 EXCEPTIONS

The 68000 supports 255 different exceptions. An exception is very similar to an interrupt, except that interrupts are usually activated by external sources. Exceptions, on the other hand, may be externally or internally generated.

Examples of internal exceptions are trace, divide-by-zero, illegal opcode, and privilege violation. External exceptions include RESET, bus error, address error, and seven levels of hardware interrupts. The hardware interrupts are controlled by three signals— $\overline{IPL}_0$ ,  $\overline{IPL}_1$ , and  $\overline{IPL}_2$ —which are used to specify the level of external interrupt requested. Level 7 (all three  $\overline{IPL}$  lines low) is a *nonmaskable* interrupt. Level 0 (all three high) means that no interrupt is requested.

Normally a software routine is written to handle a particular exception. For example, a program that relies heavily on arithmetic may frequently encounter the processor's division instruction. Careful programming requires that we never allow a division by zero. Suppose that there are many different places within the program where we might need to check for division by zero. This could be a time-consuming process and will certainly make the program more complex. A simple solution is to ignore the checking but include an exception handler for the divide-by-zero exception that would take care of any errors that show up. This method eliminates a lot of duplicate coding (for all the checking), and makes the program easier to write and debug.

When exceptions are used correctly they can make a program efficient and reliable.

### 2.8 ADVANTAGES OF THE 68000

The great number of microprocessors currently available forces a designer or programmer to choose a particular one based on its advantages over the others. Let us briefly examine some of the 68000's advantages over another popular 16-bit machine, the 8086.

The 8086 is Intel's offering in the world of 16-bit machines. It connects to the outside world via a 16-bit data bus that is, unfortunately, multiplexed with 16 of the 8086's address lines. Even though the remaining 4 address lines are directly available, processing speed is somewhat reduced by the need to demultiplex the address and data buses. With 20 address lines, the 8086 is capable of accessing over 1 million bytes of memory, only a sixteenth of the 68000's address space.

Furthermore, the registers of the 8086 are only 16 bits in length, and there are fewer of them. Table 2.1 compares the entire register set of both machines. The four 8086 segment registers CS (code segment), DS (data segment), ES (extra segment), and SS (stack segment) are used to point to 64KB blocks of memory. Thus, even though the 8086 can address over 1 million bytes of storage, it only does so in 64KB chunks. This requires careful manipulation of the segment registers, via software, and is a confusing procedure for the beginning programmer. Figure 2.4 shows how a full 20-bit address is formed in the 8086. Notice how the segment register is shifted 4 bits to the left. This causes all memory references to begin on 16-byte boundaries called **paragraphs**. Though this technique makes program relocation much simpler, it is still easier to directly refer to *any* memory location, a capability we enjoy on the 68000.


s or the	8086 (16-bit registers)	68000 (32-bit registers)					
	General-pur	General-purpose registers					
	AX	D0 A0					
	BX	D1 A1					
	CX	D2 A2					
	DX	D3 A3					
	BP	D4 A4					
	SI	D5 A5					
	DI	D6 A6					
		D7					
	Segment	t registers					
	CS						
	DS						
	ES						
	SS						
	System	n control					
	SP (stack pointer) IP (instruction/program counter)	A7 (USP,SSP) PC					


TABLE 2.1 Register sets of the 8086 and 68000

The 8086 supports 256 levels of interrupts, which operate similar to exceptions. In the case of the 8086, a 1KB block of memory is dedicated to storing the interrupt vector locations. Externally, only two interrupts may be generated, one of them nonmaskable. This is much less than the seven levels of external hardware interrupts available on the 68000.

The 8086 runs at a slower clock speed than the 68000, and requires an external clock-generator chip to control its internal timing.

In summary, the 68000's 32-bit arithmetic, 32-bit registers, large addressing space, nonmultiplexed address and data buses, external interrupt features, and faster clock speed make it a batter choice than the 8086.





### 2.9 THE 68008: AN 8-BIT SPINOFF

Shortly after the 68000 was introduced, it became evident that this new processor offered computing power far beyond that of an 8-bit machine. For users of 8-bit machines this created a problem: how to get the power and speed of the 68000 without starting over from scratch. After all, it would be a terrible waste to get rid of existing 8-bit systems merely because a new processor required 16-bit interfacing. For this reason, and to satisfy designers who were comfortable working with 8-bit buses, Motorola came up with the 68008. Externally, the 68008 is an 8-bit machine, but internally it is a full 16-bit processor, identical to the 68000. Some hardware changes were made to accommodate the 8-bit external data bus. Since only 8 bits of data may be exchanged over the data bus, the 68000's UDS and LDS signals were replaced by address line  $A_0$  and a signal called  $\overline{DS}$  (data strobe). This in no way affects the addressing capability of the 68008; it can still access over 16 million bytes of memory.

Another hardware modification is in the use of external hardware interrupts. To reduce the number of pins on the 68008's package to 48 (the 68000 comes in a 64-pin package), the designers decided to eliminate an external signal by combining two signals into one.  $\overline{IPL}_0$  and  $\overline{IPL}_2$  have been tied together internally, resulting in only four levels of hardware interrupts, which are indicated by Table 2.2. Another omission is that of a signal called  $\overline{VMA}$ (valid memory address). This signal is used to control 6800-type peripherals, and must be implemented by external hardware when these peripherals are used in a 68008 system.

From a software standpoint, the 68008 is identical to the 68000. All address and data registers have been included, and any program written for the 68000 will run on the 68008, although at a slower speed. The decrease in speed results from the extra memory accesses that must take place in order for the 68008 to fetch the same amount of information as the 68000.

### 2.10 THE 68010: A VIRTUAL-MEMORY PROCESSOR

Virtual memory is a term used to describe a technique that gives the user of a computer the impression that the entire memory space is available for use, no matter how much actual memory exists in the hardware. We often use the

TABLE 2.2 External interrupts on the 68008

Reque	st	
IPL <sub>2</sub> /IPL <sub>0</sub>	IPL <sub>1</sub>	Interrupt priority level
0	0	7
0	1	5
1	0	2
1	1	0

term **physical** memory to refer to the actual amount of storage implemented in hardware, and **logical** memory to refer to the entire address space of the microprocessor. Thus, even though a particular system may only have 512KB of physical memory, if it is a 68000-based system, its logical memory space is over 16 million bytes!

The 68010 virtual-memory processor was designed to bring virtual memory capability to the microprocessor level. Virtual memory had previously been available only on larger mainframe computers. The 68010's software model is compatible with the 68000's. All address and data registers are included, and the instruction sets are identical, though the 68010 has some additional instructions to support its virtual-memory environment. This environment is largely implemented via some additional registers and software functions. The VBR (vector base register) and the SFC and DFC—two additional function code registers that are only 3 bits in length—have been included to support virtual memory in the 68010. The VBR is used to relocate the processor's exception vector table, and the function code registers are used to control external hardware.

In the operation of a virtual machine, a small portion of a program will reside in the system's physical memory, the rest being stored on disk. During execution of the program, a reference to a memory location outside of the space allocated to the program creates a **page fault**. In the 68010, a page fault instructs the processor to enter exception processing. The exception handler will take care of loading the next portion of the program from disk into physical memory and resuming execution. Motorola calls this resumption of execution **instruction continuation**. In order for instruction continuation to work, the processor must save important system information on the stack during exception processing caused by a page fault. Data—such as the address that caused the page fault, the contents of internal CPU data registers, and system status information—is saved at the beginning of exception processing, to be reloaded later when program execution resumes.

The hardware of the 68010 is identical to that of the 68000, with no signals having been added or removed. This means that virtual-memory support can be added to an existing 68000 system by simply changing CPUs.

### 2.11 THE 68020: A TRUE 32-BIT MACHINE

Motorola improved on the virtual-memory capabilities of the 68010 by expanding its address and data buses into full 32-bit lengths. The 68020's 32-bit address bus may now address almost 4.3 *billion* bytes of information. Together with the ability to grab 32 bits of data at once, we see an increase in computing power and speed.

Another improvement over the 68010 is the addition of an on-board **cache** memory. A cache is a special type of high-speed memory used to decrease execution time. To be most effective, a cache is loaded with the data of the most

frequently used locations, and their addresses. Whenever the CPU tries to access a memory location that matches one stored in the cache, a *hit* is made and the cache returns the data to the CPU much faster than the external memory system can. If no matches are found we have a *miss*. A miss usually causes the least frequently used data in the cache to be replaced by the new data that caused the miss. The idea is to fill up the cache so that the hits far outnumber the misses. The 68020 uses this memory as an instruction cache, storing as many instructions as it can in its 256 bytes of internal cache memory. Programs that employ any kind of looping will run faster, because the instructions of the loop will be stored in the cache. Thus, as the loop repeats itself over and over, the CPU continually fetches the repeated instructions from the cache, resulting in a program that runs much faster.

The 68020 has two additional registers that are used to control the cache. They are the CACR (cache control register) and the CAAR (cache address register). The CACR is used to clear, modify, freeze, and enable the cache. The CAAR points to the cache entry to be cleared.

Memory transfers may take place in 8-, 16-, or 32-bit quantities. Processor signals  $SIZ_0$  and  $SIZ_1$  are used by the 68020 to inform external hardware about the remaining number of bytes to be transferred in a memory access. Two other signals,  $\overline{DSACK}_0$  and  $\overline{DSACK}_1$ , are used by the external memory system to tell the 68020 how many bytes may be transferred during the current operation. The use of these signals makes it possible for the 68020 to interface with bytewide memories (seen on earlier systems) and with the larger 16- or 32-bit-wide memories as well.

In addition, the 68020 contains some new instructions that enhance the use of BCD numbers and manipulate groups of bits. Previous instructions were able to change or test just one bit at a time. Even with these new functions, programs written on the 68000, 68008, and 68010 will still execute properly on the 68020.

### 2.12 THE 68030: AN ENHANCED 32-BIT MACHINE

All of the features found in the 68020 are included in the 68030, with additional improvements. Like the 68020, the 68030 employs full 32-bit address and data buses. The cache memory of the 68020 has been expanded into two separate caches, one for instructions and the other for data, both of which are 256 bytes wide. The 68030 will use cache information whenever it can, minimizing the need for external memory references.

The architecture of the 68030 is designed to allow many operations to be performed in parallel, thus reducing execution time. The 68030 is equipped for easy interfacing with the 68881 floating-point coprocessor, as was the 68020, and contains an internal memory management unit (MMU). The MMU is used to control memory accesses in multiprocessing applications.

All previous instruction sets are compatible with the 68030, from the

68000 up. When the parallel architecture, internal caches, MMU, and coprocessor support are combined with a processor clock speed that may exceed 20 MHz, we truly have an enhanced machine.

### 2.13 BEGINNING THE CALCULATOR PROJECT

We have only been briefly introduced to the capabilities of the 68000 in this chapter, but there is enough information at our disposal to begin asking questions about the calculator project. For example, how much memory will the calculator need? How much of the calculator's memory will be EPROM, and how much will be RAM? Even though the 68000 can access over 16 million bytes of memory, it would be impractical and prohibitively expensive to design a calculator with this much memory.

To get a clearer idea of our memory requirements, we need to know what kind of operations will be available on the calculator. A calculator capable of performing only the standard mathematical functions +, -, \*, and / will require less EPROM than that of a calculator that can compute sine and cosine values, square roots, and logarithms.

Furthermore, will the calculator perform its math using binary numbers or BCD numbers? The 68000 can perform the standard four operations on binary numbers, but can only add and subtract BCD numbers. BCD multiplication and division require software subroutines (stored in EPROM on the calculator) for implementation. We must also decide on how a number will be stored in the calculator. Storing a BCD number in a register results in a range of 0 to 99,999,999 (since each BCD digit requires four bits and a 68000 register is 32 bits wide). Storing a binary number in a register gives an unsigned range of 0 to 4,294,967,206 ( $2^{32}$ ). Storing numbers in scientific notation almost certainly necessitates the use of multiple memory locations (say eight bytes per number) and even more software for coding and manipulation.

Will it be possible to utilize some of the 68000's fancy addressing modes in the calculator, to help with the conversion and manipulation of numbers and data? Will the calculator have its own internal memories where the user can store numbers for use in later calculations? If so, where will these memories reside, in registers or actual RAM locations. How many memories should there be and how will they be accessed?

Some questions require a knowledge of the 68000's digital architecture. For example, the calculator could have an automatic power-down feature, a mechanism that shuts the calculator off if no keypad keys have been pushed for a number of minutes. This feature would require a timing circuit capable of signaling the processor when the allotted time is up, possibly through the use of a dedicated hardware interrupt.

Clearly, we have only touched the surface of what is involved in the calculator project. In the next chapter we will be introduced to the instruction set of the 68000. This will enable us to begin answering some of the questions raised here, and to begin asking new ones.

### 2.14 SUMMARY

In this chapter we have been introduced to a powerful new processor, the 68000. We saw that the 68000 contains eight data registers and eight address registers, all 32 bits in length. Furthermore, the 68000 communicates via a 16-bit data bus and 24-bit address bus (A<sub>1</sub> through A<sub>23</sub>,  $\overline{\text{UDS}}$ , and  $\overline{\text{LDS}}$ ), capable of addressing over 16 million bytes of memory. The 68000 is equipped with 7 levels of external hardware interrupts and 255 different types of exceptions. The processor's 14 addressing modes and large instruction set give the programmer flexibility when writing new code.

Two states of operation, user and supervisor, make the 68000 an ideal choice for multiuser and multitasking systems.

The 68000 has many advantages over the 8086, and is only the first processor in a family whose later models—the 68010, 68020, and 68030—support virtual-memory systems. For compatibility, all models support the 68000's instruction set.

### STUDY QUESTIONS

- Why restrict certain instructions, such as STOP and RESET, from programs running in the user state? What kind of problems could occur in a multiuser system that did not have any restrictions of this kind?
- 2. How might the trace function help in debugging a new piece of code?
- 3. A 68000-based system contains 1024KB of RAM to be divided among 32 users. How much RAM does each user get? Should any of the RAM be dedicated to the operating system?
- 4. Name the two types of memory transfers available in the 68000.
- Data register D3 initially contains the value 5F67DC0A. What are the contents of D3 after:
  - a) MOVE B #2FH,D3
     b) MOVE W #123H.D3
     c) MOVE L #4.D3
- 6. How many bytes of storage are available just using the 68000's data registers? How many words of storage are possible?
- Table 2.3 shows the data in a few selected memory locations. What is the long word stored at location 30? What is the word stored at location 30?
- 8. Explain how a single instruction mnemonic can be used with different data types.

Address	Data		
2E	CB05		
30	9AFC		
32	3007		

TABLE	2.3	For	Question	3.7
-------	-----	-----	----------	-----

- 9. Identify the addressing mode in the following instructions:
  - a) MOVE.B A2,D1
  - b) MOVE.W HI,LO
  - c) BRA TOP
  - d) MOVE.B D7,(A5)+
  - e) MOVE.W #3000,D4
- 10. Classify the following values as byte, word, or long word. It may be possible to use more than one classification for a single value.
  - a) 3C29A0H
  - b) 1554290
  - c) 10600H
  - **d**) 10600
  - **e**) 6
- 11. What happens when the 68000 attempts to write a word to an odd location?
- 12. What is an exception?
- 13. What is an advantage offered by the illegal opcode exception?
- 14. What kind of corrective action should be taken during handling of a divide-by-zero exception?
- 15. How are the three IPL inputs used to signal a level-4 interrupt?
- 16. What is the main reason the 68000 operates much faster than the 8086?
- 17. Why can the 68000 directly address any location with one of its registers? Can the 8086 do the same?
- 18. Why will a 68008 run slower than a 68000 even if they have the same clock speeds?
- 19. Is it possible to generate a level-4 interrupt on the 68008?
- **20.** What is virtual memory?
- 21. What is a page fault?
- 22. Compare two 68010 systems, one containing 128KB of RAM and the second containing 512KB of RAM. How would the number of page faults compare when:
  - a) an 80KB program is executed on both machines?
  - b) a 640KB application is executed on both systems?

Assume that both machines will use all available RAM when trying to run a program.

- **23.** Which has a greater effect on the number of page faults, physical memory size or the size of the program being executed?
- 24. How does the 68010 perform instruction continuation?
- **25.** What is the main reason we fail to implement a physical memory that is the same size as the processor's logical memory? Use the 68020 when explaining your answer.
- **26.** Why would anyone possibly need 4.3 billion bytes of memory for a program? Can you think of any applications that may require this much memory?
- 27. What is a cache memory?
- 28. Why should a cache's hit/miss ratio be high?
- 29. What advantages does the 68030 have over the 68020?
- **30.** Make a list of functions you would like to see in the calculator project. Assume that each function (+, -, \*, /, etc.) requires 256 bytes of machine code. If the control program requires an additional 2K bytes, how much EPROM is needed for your calculator?

# CHAPTER

# 3

# Software Details of the 68000

## Objectives

In this chapter you will learn about:

- The style of source files written in 68000 assembly language
- The 14 available addressing modes
- The various groups of instructions available
- The special operation of privileged instructions
- · How an assembler generates machine code

### 3.1 INTRODUCTION

This chapter introduces the instruction set of the 68000 microprocessor, and the ways that different addressing modes and data types may be used to make the instructions do the most work. The 68000 contains instructions not previously available with other processors, instructions that perform 32-bit multiplications and divisions, multiple register transfers, and special types of exceptions. Together with the 14 different addressing modes, these instructions make the job of writing code much easier and more efficient than before. Programming examples will be shown to explain the use of different addressing modes with some instructions.

Section 3.2 introduces the conventions followed when writing 68000 assembly language source code. Section 3.3 explains the different instruction types available; this is followed by coverage of all 14 different addressing modes in Section 3.4. The entire instruction set is explained in Section 3.5. The internal operation of an assembler is described in Section 3.6. Finally, Section 3.7 presents a few simple programming examples.


### 3.2 ASSEMBLY LANGUAGE PROGRAMMING

Program execution in any microprocessor system consists of fetching binary information from memory and decoding that information to determine the instruction represented. The information in memory may have been programmed into an EPROM, or downloaded from a separate system. But where did the program come from and how was it written? As humans, we have trouble handling many pieces of information simultaneously and thus have difficulty writing programs directly in machine code, the binary language understood by the microprocessor. It is much easier for us to remember the mnemonic TRAP #9 than the corresponding machine code 4E49. For this reason, we write **source files** containing all the instruction mnemonics needed to execute a program. The source file is converted into an **object file** containing the actual binary information the machine will understand by a special program called an **assembler**. Some assemblers allow the entire source file to be written and assembled at one time. Other assemblers, called single-line assemblers, work with one source line at a time and are restricted in operation. These kinds of assemblers are usually found on small microprocessor-based systems that do not have disk storage and text-editing capability.

The assembler discussed here is not a single-line assembler but a **cross-assembler**. Cross-assemblers are programs written in one language, such as FORTRAN or Pascal, that translate source statements into a second language: the machine code of the desired processor. Figure 3.1 shows this translation process. The source file in the example, TOTAL.ASM, is presented as input to the assembler. The assembler will convert all source statements into the correct binary codes and place these into the object file TOTAL.OBJ. Usually the object file contains additional information concerning program relocation and external references, and thus is not yet ready to be loaded into memory and executed. A second file created by the assembler is the **list file**, TOTAL.LST, which contains all the original source file text plus the additional code generated by the assembler.

Let us look at a sample source file, a subroutine designed to find the sum of 16 bytes stored in memory. It is not important at this time that we understand





what each instruction does. We are simply trying to get a feel for what a source file might look like and what conventions we should follow when we write our own programs.

	ORG	8000H	
TOTAL	CLR.W	DO	;clear result
	MOVE.B	#16,D1	;init loop counter
	MOVEA.L	#DATA,AO	;init data pointer
LOOP	ADD . B	(A0)+,D0	;add data value to result
	SUBI.B	#1,D1	;decrement loop counter
	BNE	LOOP	
	MOVEA.L	#SUM,Al	;point to result storage
	MOVE.W	DO,(A1)	;save sum
	RTS		;and return
SUM	WORD	0	;save room for result
DATA	BLOCK	16	;save room for 16 data bytes
	END		

The first line of source code contains a command that instructs the assembler to load its program counter with 8000H. The ORG (for origin) command is known as an assembler **pseudo-opcode**, a fancy name for a mnemonic that is understood by the assembler but not by the microprocessor. ORG does not generate any source code; it merely sets the value of the assembler's program counter. This is important when a section of code must be loaded at a particular place in memory. The ORG statement is a good way to generate instructions that will access the proper memory locations when the program is loaded into memory.

Hexadecimal numbers are followed by the letter H to distinguish them from decimal numbers. This is necessary since 8000 decimal and 8000 hexadecimal differ greatly in magnitude. For the assembler to tell them apart, we need a symbol that shows the difference. Some assemblers use \$8000; others use &H8000. It is really a matter of whose software you purchase. All examples in this book will use the 8000H form.

The second source line contains the major components normally used in a source statement. The label TOTAL is used to point to the address of the first instruction in the subroutine. Other labels in this example are LOOP, SUM, and DATA. Single-line assemblers do not allow the use of labels.

The opcode is represented by CLR.W and the operand field by D0. So far we have three fields: label, opcode, and operand. The fourth field, if it is used, usually contains a comment explaining what the instruction is doing. Comments are preceded by a semicolon (;) to separate them from the operand field. In writing source code, you should follow the four-column approach. This will result in a more understandable source file.

Two more pseudo-opcodes, WORD and BLOCK, appear at the end of the source file. WORD is used to define a 2-byte value that will be placed in the object file. BLOCK is used to reserve a section of memory. Since we do not know what data will be placed in memory when we are writing our program, we simply reserve room for it with the BLOCK statement.

The final pseudo-opcode in most source files is END. The END statement informs the assembler that it has reached the end of the source file. This is important, since many assemblers usually perform two *passes* over the source file. The first pass is used to determine the lengths of all instructions and data areas, and to assign values to all symbols (labels) encountered. The second pass completes the assembly process by generating the machine code for all instructions, usually with the help of the symbol table created in the first pass. The second pass also creates and writes information to the list and object files. The list file for our example subroutine looks like this:

3	00008000 00008002 00008006	123C0010	8000	R R		TOTAL	ORG CLR.W MOVE.B MOVEA.L	8000H D0 #16,D1 #DATA,A0
6 7	0000800C 0000800E 00008012 00008014	D018 04010001 66F8 227C0000				LOOP	ADD.B SUBI.B BNE MOVEA.L	(A0)+,D0 #1,D1 LOOP #SUM,A1
10 11	0000801A 0000801C 0000801E 00008020	4E75		R	10	SUM DATA	MOVE.W RTS WORD BLOCK END	DO,(A1) 0 16

Normally the comments would follow the instructions, but they have been removed for the purposes of this discussion.

The first column of numbers represents the original source line number. The R in statements 1, 4, and 8 indicate that these instructions are **relocat-able**. A relocatable instruction requires modification if the program is loaded in a different place in memory than what vas specified in the ORG statement. The assembler will put information into the object file concerning these relocatable instructions. This information consists of what data must be modified, where to find it within the object file, and what type of modification is needed (that is, should a byte, word, or long word be changed?).

The second column of numbers represents the memory addresses of each instruction or data area. Notice that the first address matches the one specified by the ORG statement.

The third column of numbers are the machine codes generated by the assembler. The machine codes are intermixed with data and address values. For example, 4240 on line 2 represents the instruction CLR.W D0. On line 3, the 4-byte string 123C0010 is a mix of machine code and data. 123C means MOVE.B to D1, and 0010 is the hexadecimal representation of the decimal number 16. If you examine the rest of the list file carefully, you should be able to spot other interesting points. For instance, can you determine the relationship between line 4 and line 12, and between lines 8 and 11?

Following the code on each line is the original source line. Having all of this information available is very helpful during the debugging process.

A final point about the source file concerns the placement of reserved data areas. The storage for SUM and DATA is declared at the end of the subroutine. In the past it was impossible for some assemblers to correctly generate ma-


chine code when source files were written in this way. The 68000 assembler does not have this problem because the data size is indicated in the instruction. Even so, a generally accepted programming practice is to define the data areas *before* the instructions that will use them. Rewriting the example slightly results in this source file:

	ORG	7000H	
SUM	WORD	0	;same room for result
DATA	BLOCK	16	;save room for 16 data bytes
	ORG	8000H	
TOTAL	CLR.W	DO	;clear result
	MOVE.B	#16,D1	;init loop counter
	MOVEA.L	#DATA, AO	;init data pointer
LOOP	ADD.B	(AO)+,DO	;add data value to result
	SUBI.B	#1,D1	;decrement loop counter
	BNE	LOOP	
	MOVEA.L	#SUM,A1	point to result storage;
	MOVE.W	D0,(A1)	;save sum
	RTS		;and return
	END	TOTAL	

The ORG 7000H statement tells the assembler where to put the data areas. It is not necessary for this ORG value to be smaller than the ORG of the subroutine. ORG 87C0H would have also worked in place of ORG 7000H. It is all a function of where RAM exists in your system.

The addition of the TOTAL label in the END statement informs the assembler that TOTAL, not SUM, is the starting execution address. This information is also included in the object file. When a large program must be written by a team of people, each will be assigned a few subroutines to write. They must all assemble and test their individual sections to ensure the code executes correctly. When all portions of the program (called **modules**, after a technique called modular programming) are assembled and tested, their object files are combined into one large object file via a program called a **linker**. Figure 3.2 represents this process. The linker examines each object file, determining its length in bytes, its proper place in the final object file, and what modifications should be made to it.

In addition, a special collection of object files is sometimes available in a



**library** file. The library may contain often used subroutines, or patches of code. Instead of continuously reproducing these code segments in a source file, a special pseudocode is used to instruct the assembler that the code must be brought in at a later time (by the linker). This helps keep the size of the source file down, and promotes quicker writing of programs.

When the linker is through, the final code is written to a file called the **load** module. Another program called a **loader** takes care of loading the program into memory. Usually the linker and loader are combined into a single program called a **link-loader**.

So, writing the source file is actually only the first step in a long process. But even before a source file can be written, the programmer must obtain an understanding of the instructions that will be used in the source file. The remaining sections will cover this important topic.

### 3.3 68000 INSTRUCTION TYPES

The instruction set of the 68000 microprocessor is composed of eight different groups:

- 1. Data transfer
- 2. Arithmetic
- 3. Logical
- 4. Shift and rotate
- 5. Bit manipulation
- 6. BCD operations
- 7. Program control
- 8. System control

The data transfer group contains instructions that transfer data from memory to register, register to register, and register to memory. Data may be 8, 16, or 32 bits in length. Address and data registers may be used, as well as the system registers CCR (condition code register), USP (user stack pointer), and SR (status register).

The arithmetic group provides addition and subtraction of 8-, 16-, and 32bit values, signed and unsigned 16- by 16-bit multiplication, signed and unsigned 32- by 16-bit division, 8-, 16-, and 32-bit clears, compares, tests, and negation (a 2s complement operation). An additional operation called sign extension is also available. These operations may be performed on all address and data registers and memory locations.

The logical group is used to perform AND, OR, EOR (exclusive OR), and NOT (1s complement) operations on 8-, 16-, and 32-bit data contained in data registers, memory, and the CCR and SR system registers.

Shift and rotate operations may be performed on 8-, 16-, and 32-bit data values contained in data registers or memory.

The bit manipulation group works only with 8- and 32-bit data types. The data to be manipulated may be in a data register or memory. Individual bits may be tested, set, cleared, or complemented.

BCD operations are implemented with instructions that add, subtract, and negate (10s complement) 8-bit data values (2 BCD digits). Data registers or memory may be used to hold the data.

The program control group makes use of the processor condition codes in its branch and set-byte instructions, and also contains unconditional branches and jumps. Subroutine call and return instructions are also included in this group.

The last group, system control, is composed mainly of privileged instructions used to modify the SR and USP system registers, stop or reset the processor, and return from an exception. Other instructions are included to allow manipulation of the CCR through logical AND, OR, and EOR operations. TRAP instructions, some of which are used to check a certain condition (such as checking a register against bounds), are found here too.

Many different addressing modes can be used with most instructions, and in the next section we will examine these addressing modes in detail.

### 3.4 68000 ADDRESSING MODES

The power of any instruction set is a function of both the types of instructions implemented, plus the number of addressing modes available. Suppose that a microprocessor could not directly manipulate data in a memory location. The data would have to be loaded into a processor register, manipulated, and written back into memory. If an addressing mode were available that could directly operate on data in memory, the task could be done more effectively. In this section we will examine the 14 different addressing modes available in the 68000, and see how each is used. The examples presented make use of the MOVE instruction, which has the following syntax: MOVE.(size) (source), (destination). It will be obvious in the examples what is being accomplished with each MOVE instruction, so a detailed description is not included here. Also, whenever the contents of a memory location or an address or data register is referred to, assume that the value or address is hexadecimal.

### **Data Register Direct**

In all types of addressing modes the main objective is to identify the location of the operand that will be operated on by the instruction. In this addressing mode the operand is one of the eight data registers. An example of this addressing mode is:

#### MOVE D3, D4

where D3 is the source register and D4 is the destination register.

**Example 3.1:** If register D3 contains 100030FF and register D4 contains 8E552900, what is the result of MOVE.W D3,D4?

**Solution:** Since a word operation is specified, the upper half of D4 will not be changed. The lower half will be loaded with the lower half of D3. Thus, D3 will remain unchanged and D4 will contain 8E5530FF.

### Address Register Direct

This addressing mode uses an address register as the operand.

Example 3.2: What will A2 contain after execution of MOVEA.L A5, A2?


**Solution:** A2 will contain the same value as register A5, since a 32-bit transfer was specified by the .L suffix on the instruction.

### Address Register Indirect

In this addressing mode an address register holds the address of the memory location that contains the operand data. The assembler will recognize this addressing mode whenever the address register is surrounded by parentheses.

**Example 3.3:** If A0 contains 00007F00, what happens when MOVE.B (A0),D7 is executed?

**Solution:** The contents of memory location 007F00 are copied into the lower byte of D7. The upper 24 bits of D7 remain unchanged. Figure 3.3 illustrates this principle, assuming that D7 initially contains 1234FEDC. Note that even though address registers are 32 bits long, only the lower 24 are used to address memory in the 68000. There are no external address lines for the upper 8 address bits!




MOVE.B (A0),D7



### Address Register Indirect with Postincrement

This addressing mode works in much the same way as address register indirect, except that the address register is incremented after the data transfer is accomplished. The 68000 will automatically increment the address register by 1, 2, or 4, depending on the data type specified. The assembler will use this addressing mode if the indirect register notation is followed by a plus sign.

**Example 3.4:** If A5 contains the value 00007F00 and D2 contains 4E4F2000, what will each register contain after MOVE.W (A5)+,D2 executes? See Figure 3.4 for more details.




**Solution:** The upper word of D2 will remain unchanged and the lower word will be replaced by 09BA. Since this is a word operation, A5 will be incremented by 2, making its value after the instruction 0007F02.

### Address Register Indirect with Predecrement

The operand in this addressing mode is found by first decrementing the specified address register by 1, 2 or 4, depending on the data type involved. The address register is then used to point to the memory location that contains the operand data. Precede indirect register notation with a minus sign to specify this addressing mode.

**Example 3.5:** A2 and D4 initially contain 00007F00 and F3052BC9. What will they contain after execution of MOVE.B -(A2),D4? See Figure 3.5 for details.

**Solution:** Since a byte transfer is called for, A2 is decremented by 1, making its new value 00007EFF. Data is then copied from memory location 007EFF into the lower byte of D4.



These two addressing modes, address register indirect with postincrement and predecrement, are useful for maintaining stacks or queues in memory. When an address register is used as a stack pointer, it will be incremented or decremented by 2 even if byte addressing is specified, so that the processor can maintain an even address within the register.

### Address Register Indirect with Displacement

In this addressing mode, the operand address is found by adding a 16-bit signed displacement value to the address register, and then using this result as the operand address. The 16-bit signed displacement may range from -32768 to 32767. The contents of the address register remain unchanged.

**Example 3.6:** Registers A0 and D0 initially contain 00007F00 and 02040608. What will D0 contain after MOVE.W 100H(A0),D0 executes? Use Figure 3.6 for the operand information you will need.




FIGURE 3.6 For Example 3.6

**Solution:** The operand address is found by adding 100H to A0, giving 00008000. This becomes the address of the operand in memory. Locations 008000 and 008001 contain the data that will replace the lower word of D0.


### Address Register Indirect with Index

This addressing mode combines many of the ones we have just seen. The operand address is specified by the sum of an address register, a signed index register (which may be an address *or* data register), and a signed 8-bit displacement. This particular addressing mode is very useful for implementing two-dimensional arrays in memory. A two-dimensional array can be thought of as a matrix, containing a number of rows and columns. A technique is used to combine the row and column numbers into a unique index into the data area.

**Example 3.7:** If address register A0 contains 00007F00 and data register D4 contains 00000100, what will D3 contain after MOVE.L 2(A0,D4.W),D3 executes? See Figure 3.7 for more details.

FIGURE 3.7 For Example 3.7

MOVE.L 2(A0,D4.W),D3



**Solution:** The operand address is found by adding 007F00 + 100 + 2, giving 008002 as the final location. Data is then read from locations 008002 through 008005 to complete the 32-bit transfer.

### Absolute Short Address

This addressing mode is used to directly access data in two specific ranges of memory. Both memory spaces are 32KB in length. The first memory space occupies addresses 000000 through 007FFF. The second memory space occupies locations FF8000 through FFFFFF. Addresses in either space may be specified by a single 16-bit quantity. The 68000 will automatically *sign extend* the 16-bit value into 24 bits, the size required for an address. If the address supplied in the instruction is between 0000 and 7FFF, the MSB (most significant bit) is zero. The 68000 extends this zero into the upper 8 bits. If the address is between 8000 and FFFF, the processor will fill the upper 8 bits with 1s (because the MSB is now high). A direct benefit of this address, thus saving valuable storage space and decreasing execution time.

**Example 3.8:** What memory locations are accessed when these two instructions are used: MOVE.B 3C00H,D1 and MOVE.W 9AE0H,D2?

**Solution:** The sign extended address for the first instruction is 003C00. The byte stored at this location is copied into the lower 8 bits of register D1. The sign extended address for the second instruction is FF9AE0. The byte at this location and the one at FF9AE1 are copied into the lower 16 bits of D2.

### Absolute Long Address

The difference between this addressing mode and absolute short address is that no sign extension takes place. The full 24-bit address is included in the machine code (by using two additional words after the opcode). Any address within the range 000000 to FFFFFF may be used with this instruction. For example, MOVE.B 2E000H,D0 would cause the byte stored at location 02E000 to be copied into the lower 8 bits of register D0. This addressing mode increases execution time, because of its 6-byte machine code length (2 bytes for the opcode and 4 bytes for the address), so it should be used sparingly.


#### Program Counter with Displacement

This addressing mode uses the 68000's program counter, together with a signed 16-bit displacement, to form the operand address. The signed 16-bit displacement allows accessing of memory 32768 locations behind and 32767 locations forward of the program counter. While the 68000 uses this addressing mode to implement branch instructions, it is also useful for memory references as well. It should be possible to place the program's data area within the displacement range, thus avoiding the need for other types of addressing modes to access the data.

**Example 3.9:** Figure 3.8 shows how this addressing mode might be used to read data from a memory location. In this example, a data byte pointed to by the label DATA is referenced in the MOVE instruction. The actual machine code for MOVE.B DATA(PC),D4 is 183A001C, where 183A is the opcode that instructs the processor to MOVE.B into D4 using program counter with displacement addressing mode, and 001C is the displacement. D4 initially contains 00000000.

FIGURE 3.8 For Example 3.9

MOVE.B DATA (PC),D4



During assembly, the value of DATA and the program counter will be subtracted. The result becomes the displacement used in the machine code. During program execution, the displacement value is added to the current program counter (000902) to determine the operand address. It is important to note that the program counter is advanced by 2 after each instruction fetch. This accounts for the difference between the instruction address (000900) and the current program counter (000902).

### Program Counter with Index

There are two differences between this addressing mode and the previous one. First, the signed displacement is now only 8 bits wide. Second, any address or data register may be used as an index register. The operand address is found by adding the current program counter, the signed displacement, and the signed index register. **Example 3.10:** What is the address of the operand for MOVE.W DATA(PC,A0.L),D1? The instruction is located at address 002044, register A0 contains 00000002, and the displacement is 10.

**Solution:** Adding the displacement and the current program counter gives us 002056. Remember that the program counter is always advanced by 2 after the instruction fetch! Adding the index register (A0) value to 002056 gives 002058. This is the operand address.

The signed displacement gives a -128/+127 location range and the signed index register gives a range that exceeds 8 million bytes in either direction. Another example will show how data areas located *before* the instruction may be accessed.

**Example 3.11:** What is the operand address for MOVE.B SINE(PC,D6.L),D0? The instruction is located at address 001058,D6 contains 00000004, and the displacement is F2.




FIGURE 3.9 For Example 3.11

**Solution:** Adding the displacement to the current program counter gives 00104C. Note that this address is smaller than the address of the instruction.

The signed displacement has caused this. Adding the index register (D6 this time) to 00104C gives 001050 as the operand address. Figure 3.9 summarizes this address calculation.

If all this appears a bit tricky, remember that it is done automatically by the 68000. You need only write the source code, making sure that the data area, SINE in this case, is not located outside the -128/+127 byte range.

### Immediate Data

It is possible to include the operand value within an instruction. This form of addressing is useful for loading constant values into registers. Immediate data is preceded by a # sign for recognition by the assembler. Without it, the assembler would not be able to tell the difference between immediate data and absolute short or long addressing.

**Example 3.12:** Data register D5 initially contains 12345678. What are its contents after the following instructions are executed?

a) MOVE.B #3AH,D5 b) MOVE.W #9E00H,D5 c) MOVE.L #1,D5

**Solution:** The byte transfer in (a) only affects the lower 8 bits of D5. Thus, it contains 1234563A after execution. The word transfer in (b) causes D5 to become 12349E00. The long word transfer in (c) loads D5 with 00000001.

### **Quick Immediate Data**

This addressing mode is similar to the previous one, except that only byte values may be specified in the instruction. These byte values are sign extended to 32 bits before use. The advantage of this addressing mode is that only 2 bytes are needed for the entire instruction! This helps to keep program execution time down (fewer bytes to fetch).

**Example 3.13:** What will register D3 contain after execution of

a) MOVEQ #2CH,D3 b) MOVEQ #8FH,D3

**Solution:** Since the MSB of the immediate data in (a) is zero, D3 is loaded with 0000002C. In (b) the MSB is high, indicating a signed number. D3 is thus loaded FFFFFF8F.

### Implied Addressing

The last of the 14 addressing modes is implied addressing. In this mode the instruction makes a reference to a processor register within its mnemonic. For example, ANDI #27H,SR (AND immediate data to the status register), MOVE CCR,CODES (move a copy of the condition code register to memory), and TRAPV (TRAP if the overflow bit is true) all make reference to processor registers or flags within their mnemonics.

In the next section we will see how these addressing modes are used with the 68000's many instructions.

### 3.5 THE 68000'S INSTRUCTION SET

As with any microprocessor, a detailed presentation of available instructions is important. Unless you have a firm grasp of what can be accomplished with the instructions you may use, your programming will not be efficient. Indeed, you may even create problems for yourself.

Still, there is no better teacher than experience. If you have a 68000-based computer, you should experiment with these instructions and examine their results. Compare what you see with the manufacturer's data. A difficult concept often becomes clear in practice.

Each of the following eight sections deals with a separate group of instructions. Information about the instruction, how it works, how it is used, what its mnemonic looks like, how it affects the condition codes, and more will be presented for each instruction. Even so, it is strongly suggested that you constantly refer to Appendix B as you read about each new instruction. Most of the material in this appendix, such as allowable addressing modes and condition code effects, is not reproduced here.

In some cases the machine code for the instruction will be included. This is not for any purpose other than to compare instruction lengths and explain new features about the 68000.

Examples will also be given for each instruction.

### The Condition Codes

Most 68000 instructions affect the state of the five flags that make up the condition code register. The flags and their meaning are as follows:

- N: The **negative** flag is set if the MSB of the result is set, and cleared otherwise. Note that the actual MSB used depends on the size of the operand involved. Byte operations use bit 7. Word operations use bit 15, and long word operations use bit 31.
- Z: The zero flag is set if the result of an operation equals zero, and cleared otherwise.
- V: The **overflow** flag is set whenever a result cannot be represented by the selected operand. It is cleared otherwise. An example of

how an overflow is created would be adding 1 to 7F in a signedbyte addition operation.

- C: The **carry** flag is the carry out of the MSB of the result, during an addition. In a subtraction, the carry flag is set if a borrow occurred.
- X: The **extend** flag is not directly set by the results of an operation. Many instructions have no effect on the extend flag, and those that do usually set it the same as the carry flag.

The condition codes contain valuable information concerning the operation of a program, on an instruction-by-instruction basis. Thus, you should make good use of the flags when writing programs. Employ the conditional branch instructions where possible, and pay attention to how the flags are affected by all instructions in your program. Sometimes a well-written program that appears completely logical in its method will still yield incorrect results because a flag condition was overlooked.

Keep the condition codes in mind as you study the remaining sections, and be sure to use Appendix B as you examine each new instruction.

### The Data Transfer Group

The first instruction in this group is EXG (exchange registers). Any of the 16 general-purpose data or address registers may be exchanged. The exchange is always a 32-bit transfer. None of the condition codes are affected.

**Example 3.14:** How can registers D3 and D5 be swapped?

**Solution:** Either EXG D3,D5 or EXG D5,D3 may be used to swap these registers. Swapping address registers A3 and A5 could be accomplished by EXG A3,A5.

The second instruction in the data transfer group is LEA (load effective address). It is used to load a 24-bit address into an address register. Whenever an addressing mode is used to compute the address of an operand, the result is called the **effective address**. Usually this address is used internally by the processor and then forgotten. LEA gives us a way to obtain the effective address used in an instruction. No condition codes are affected.

**Example 3.15:** What are the effective addresses for each of these instructions?

a) LEA 8500H,A1 b) LEA 10H(PC),A1 **Solution:** In (a), the address is sign extended into 32 bits, giving A1 the value FFFF8500. In (b), A1 is loaded with a value equal to 10H plus the current program counter.

The third instruction in the data transfer group is LINK (link and allocate). This instruction is used to allocate stack space and implement linked lists. An example of this instruction might be LINK A3,#20H. The operation of LINK is as follows: The specified address register is pushed onto the stack. Next, the stack pointer is copied into the specified address register. Then the signed 16-bit displacement is added to the stack pointer. No condition codes are affected.

**Example 3.16:** Address registers A0 and A7 contain 00006200 and 0000FFC4, respectively. What will their values be after execution of LINK A0,#0FFF0H?

**Solution:** In any stack push, the stack pointer is first decremented. Since an address register value is being pushed, the stack pointer is decremented by 4, making A7 equal to 0000FFC0. A0 is then written into memory locations 00FFC0 through 00FFC3. Next, A0 is loaded with 0000FFC0, the current stack pointer. Then the signed displacement (FFF0) is added to the stack pointer, giving 0000FFB0 as the final stack pointer (the value in A7). Note: The processor uses A7 by default in stack operations.

The next instruction in the data transfer group is MOVE (move data). This instruction is used to move byte, word, and long word data between data registers, address registers, and memory.

Examples of the MOVE instruction are:

MOVE.B #29H,D3 MOVE.W D3,D6 MOVE.L (A0)+,D0

Many more MOVEs are possible because this instruction supports all addressing modes in the source field. Since this instruction was used in many different ways in Section 3.4 to illustrate addressing modes, no additional examples will be presented here. Instead, we will examine the effect on the condition codes during a MOVE instruction.

**Example 3.17:** What are the states of the five condition codes after execution of MOVE.B #86H,D2?

**Solution:** Since the MSB of the immediate data (86H) is high, the data is interpreted as negative, and N becomes 1. Z is cleared because the data is not zero. Both V and C are also cleared, and X remains unchanged.

The next instruction in the data transfer group is MOVEA (move address). The destination operand in this instruction is always an address register. Word and long word sizes may be used. When the data size is word, the source operand is sign extended into 32 bits before being placed into the address register. For example, MOVEA.L #9F00H,A2 causes 00009F00 to be placed into A2, and MOVEA.W #9F00,A2 causes FFFF9F00 to be stored. Recall that a negative number, represented via 2s complement, has its MSB set. No condition codes are affected by MOVEA.

The next instruction in the data transfer group is MOVEM (move multiple registers). This instruction is used to transfer data and address registers to and from memory. Only word and long word operations are allowed. When a word operation is specified during a read from memory, the word data are sign extended before being loaded into the register. For example, if 3500 is read from memory, the register is loaded with 00003500. Likewise, if AF10 is read, the register is loaded with FFFFAF10.


The addressing modes that may be used with this instruction are limited. The three modes allowed are postincrement, predecrement, and **control mode** addressing. Control mode addressing refers to all addressing modes other than postincrement and predecrement. Postincrement addressing is used for transferring data from memory to specified registers. Predecrement addressing may only be used for register-to-memory transfers. These two addressing modes may be used to implement a stack with MOVEM. Since the order of reading and writing are reversed in a stack operation (last in becomes first out), predecrement addressing may only be used when writing register data to memory, and postincrement for reading.

No matter what addressing mode is used, the user must specify a list of registers to be transferred or loaded. Transfer of individual registers is accomplished by separating the registers by a /. For example, registers D0, D2, D3, D5, A4, and A6 may be specified by D0/D2/D3/D5/A4/A6 in the source statement. Using A6/D5/D0/A4/D3/D2 instead will do the same job, regardless of the different order. The 68000 writes from A7 to A0, and then from D7 to D0, and reads in reverse order (D0 through D7, then A0 through A7).

Specifying a sequence of registers is done differently. Suppose that D0 through D4 and A2 through A5 are to be transferred. All nine registers may be easily listed by using D0-D4/A2-A5 in the source statement. Once again the order is unimportant. No condition codes are affected by this instruction.

**Example 3.18:** Suppose that data registers D0 through D3 are loaded as follows: D0: 55556666, D1: 77778888, D2: 9999AAAA, D3: BBBBCCCC, and that TAB1 refers to a data area in memory that is located at address 0030B8. What data is written into memory if MOVEM.W D0-D3,TAB1 is executed?

**Solution:** This is an example of control mode addressing. The indicated registers are written into memory starting at address 0030B8. Since the data size is word, the processor uses two locations for each register value. Figure 3.10 shows the contents of memory after execution. Notice that only the lower half of each register has been transferred.



**Example 3.19:** This is a repetition of Example 3.18 except that the instruction executed is now MOVEM.L D0-D3,TAB1. What are the contents of memory this time?

**Solution:** Figure 3.11 shows the new results. Since the data size is long word, twice as many memory locations are used.

Memory FIGURE 3.11 For Example 3.19 TABI -➡ 0030B8 55 55 0030BA 66 66 77 0030BC 77 0030BE 88 88 0030C0 99 99 0030C2 AA AA 0030C4 BB BB 0030C6 CC CC

Exactly the same results may be accomplished by the following sequence of instructions:

MOVEA.L #TAB1,A0 MOVEM.L DO-D3,(A0)

Here the 68000 will automatically increment A0 by 4 during execution of MOVEM. On completion, A0 is restored to its original value (that of TAB1).

Another method that will yield the same results is to use predecrement addressing. Since memory locations will be used in a decreasing direction, the address register must initially point to the *end* of the reserved data area. The following two instructions will do the same job as the previous ones:

```
MOVEA.L #30C8H,A1
MOVEM.L DO-D3,-(A1)
```

Even though D0 is specified first in the instruction mnemonic, the 68000 automatically writes D3 into memory first, having already decremented A1 by 4. When done, A1 will contain 000030B8.

**Example 3.20:** The previous two examples involved writing data into memory. This example illustrates how MOVEM reads data *from* memory. Consider a data area, called DATA, set up as shown in Figure 3.12. Data registers D0 and D1 may be loaded via MOVEM.L DATA,D0/D1. In this case, D0 will contain 11112222, and D1 will contain 88889999. These two registers may be loaded the same way by using this sequence of instructions:

MOVEA.L	#DATA,AO
MOVEM.L	(AO),DO/D1

or by

MOVEA.L #DATA,AO MOVEM.L (A0)+,DO/D1

The use of postincrement addressing in the last two instructions causes A0 to be incremented by 4, twice.

 FIGURE 3.12
 For Example 3.20
 Memory

 Data
 004100
 11
 11

 004102
 22
 22

 004104
 88
 88

 004106
 99
 99

Four data registers may be loaded from the same set of data by using a word size instruction: MOVEM.W DATA,D0-D3. Remember that each 16-bit value now read from memory will be sign extended into 32 bits. The data registers will now be loaded as follows: D0: 00001111, D1: 00002222, D2: FFFF8888, and D3: FFFF9999.

D0 through D3 can also be loaded by either of these two pairs of instructions:

> MOVEA.L #DATA,AO MOVEM.W (AO),DO-D3

or

MOVEA.L	#DATA, AO
MOVEM.W	(A0)+,D0-D3

with both pairs causing A0 to be incremented by 2 a total of 4 times.

The next instruction in the data transfer group is MOVEP (move peripheral data). When a system's hardware has been designed so that all peripherals communicate with only one-half of the system data bus, this instruction becomes useful. Systems such as these may very well have been leftovers from the 8-bit era that were upgraded to 16-bit architecture.

MOVEP accesses memory in groups of two locations at a time. For example, if an even address is specified in the instruction, only even locations will be accessed. Only word and long word data sizes may be used with MOVEP, and no condition codes are affected. Furthermore, only register indirect with displacement addressing is allowed.

**Example 3.21:** What memory locations are affected by MOVEP.W D2,0(A1)? The contents of D2 are 12345678, and A1 contains 00045000.

**Solution:** Two memory locations will be accessed since word size is indicated in the instruction. The two locations begin at the address pointed to by the contents of address register A1 plus the displacement. The zero displacement causes the first location to be 045000. The data byte written to this location is 56, obtained from bits 8–15 of D2. The second location accessed is 045002 (the next even address). Bits 0–7 of D2 (78) are written into this location.

If the instruction had been coded as MOVEP.W 0(A1),D2, data from locations 045000 and 045002 would have been loaded into the lower word of D2, with location 045000's data going into bits 8–15, and 045002's into bits 0–7.

The next instruction in the data transfer group is MOVEQ (move quick). This instruction is only used to move 8 bits of data into a data register. Before the transfer is made, the immediate data are sign extended into a full 32-bit value. The advantage of MOVEQ over MOVE is that MOVEQ requires fewer bytes of machine code. Consider the following example: MOVE.L #36H,D0 assembles into 6 bytes of machine code: 20 3C 00 00 00 36. The 20 3C bytes represent the instruction and the other 4, the data. MOVEQ #36H,D0 is much more efficient, assembling into only 2 bytes of machine code: 70 36. The MOVEQ into D0 is represented by 70, and the data by 36. Good assemblers will examine the source instruction and use the more efficient form (MOVE or MOVEQ) where possible. All condition codes except X are affected.

**Example 5.22:** What does register D4 contain after execution of MOVEQ #0B7H,D4?

**Solution:** Since B7 has its MSB set, the 68000 assumes it is a negative number and loads D4 with FFFFFB7.

The next instruction in the data transfer group is PEA (push effective address). The effective address of the operand is computed and translated into

a 32-bit value before being pushed onto the processor's stack. No condition codes are affected.

**Example 3.23:** What is the effective address pushed onto the stack during execution of PEA 40H(A5)? Address register A5 contains 00003060.

**Solution:** Adding 40 to 003060 gives 0030A0. This is the effective address computed by the 68000. Translation into 32 bits yields 000030A0, the 4 bytes pushed onto the stack.

The next instruction in the data transfer group is SWAP (swap register halves). The upper and lower words of a data register are swapped. No condition codes are affected.

**Example 3.24:** If D5 contains 3CFF9100, what are its contents after execution of SWAP D5?

**Solution:** Swapping the halves of D5 results in 91003CFF.

The last instruction in the data transfer group in UNLK (unlink). It is used to complement the operation LINK. The value contained in the address register specified in the instruction is copied into the stack pointer. The long word on top of the new stack is then popped and placed in the specified address register. No condition codes are affected.

**Example 3.25:** Address register A2 contains 0009FFB4. What occurs when UNLK A2 executes?

**Solution:** The processor stack pointer is loaded with 0009FFB4. The long word stored at locations 0009FFB4 through 0009FFB7 is then copied into A2. The final stack pointer is 0009FFB8.

#### The Arithmetic Group

The first instruction in this group is ADD (add binary). It is used to add 8-, 16-, and 32-bit values. A data register must be specified as the source or destination. All condition codes are affected.

**Example 3.26:** If D2 and D3 contain 12345678 and 5F02C332, respectively, what are the results of ADD.B D2,D3? How are the condition codes affected?

**Solution:** The instruction specifies that D2 should be added to D3 and the result stored in D3. Since the data size is byte, only the lower 8 bits of D3 will be affected. D2 will remain unchanged, and D3 will have a final value of 5F02C3AA. The condition codes after execution will be: N: 1, Z: 0, V: 1, C: 0 and X: 0. The N flag is set because the MSB of the lower 8 bits of D3 is high.

The second instruction in the arithmetic group is ADDA (add address). This instruction is used to add data to an address register. All addressing modes may be used, but only word and long word data sizes are possible. The condition codes are not affected.

**Example 3.27:** What are the results of ADDA.W A0,A3, if A0 contains CE001A2B and A3 contains 00140300?

**Solution:** The lower 16 bits of both address registers are added, and the result replaces the lower word of A3. A0 remains unchanged and A3 has a final value of 00141D2B.

The third instruction in the arithmetic group is ADDI (add immediate). Byte, word, or long word values may be added to the destination operand. PC relative addressing is not allowed and the destination may not be an address register (hence the need for ADDA). All condition codes are affected.

**Example 3.28:** What is the difference between ADDI.B #10H,D2 and ADDI.W #10H,D2, when D2 contains 250C30F7?

**Solution:** The first instruction causes only the lower 8 bits of D2 to be affected. Adding 10 to F7 gives 07 (with the C flag set). This causes D2 to become 250C3007. The second instruction uses the lower 16 bits in the addition, resulting in 250C3107 as D2's final value.

The fourth instruction in the arithmetic group is ADDQ (add quick). This instruction is identical to ADDI, except that the immediate data must be in the range 1 to 8. Adding immediate data to an address register with this instruction affects all 32 bits of the address register, no matter what data size is specified.

The fifth instruction in the arithmetic group is ADDX (add extended). When using this instruction only two forms of addressing are allowed: data register to data register, and memory to memory using address register indirect with predecrement. The contents of the X flag are included in the addition operation. All three data sizes may be used. All condition codes are affected. **Example 3.29:** What occurs during execution of each of these instructions: ADDX.B D2,D3 and ADDX.W -(A0), -(A1)?

**Solution:** In the first instruction the lower byte of each data register, plus the X bit, are added together, and the result stored in D3. In the second instruction, both address registers are first decremented by 2. Then the data at the locations pointed to by A0 and A1 are fetched and added, including the X bit. The result is stored in the location pointed to by A1.

The next instruction in the arithmetic group is CLR (clear an operand). This instruction writes zeros into the location specified. All three data sizes may be used. All condition codes except X are affected.

**Example 3.30:** What are the results of these three instructions?

a) CLR.B DO b) CLR.W A4 c) CLR.L ARRAY

**Solution:** The first instruction clears the lower 8 bits of D0. The second instruction clears the lower 16 bits of A4. The third instruction writes 4 bytes of zeros into memory starting at location ARRAY.

The next instruction in the arithmetic group is CMP (compare). This instruction is used to compare data with a data register and set the condition codes accordingly. The compare is accomplished by subtracting the source operand from the destination operand, without affecting either operand. All three data sizes may be used. All condition codes except X are affected.

**Example 3.31:** What is the state of the zero flag after execution of CMP.W #29AFH,D6, if D6 contains 485C29AF?

**Solution:** Since the immediate data and the lower word of D6 are identical, the subtraction produces 0, which causes the Z flag to be set.

The next instruction in the arithmetic group is CMPA (compare address). This instruction operates similar to CMP, except that data is compared with an address register only. Both word and long word data sizes may be used. When a word operand is specified it is sign extended into 32 bits before the comparison is made. All condition codes except X are affected.

**Example 3.32:** What does this instruction do: CMPA.L A2,A3?

**Solution:** The contents of both address registers are compared. The Z flag will be set if both registers contain identical data.

The next instruction in the arithmetic group is CMPI (compare immediate). This instruction is used to compare immediate data with the destination operand and set the condition codes accordingly. PC relative addressing may not be used to specify the destination. In addition, the destination operand may not be an address register (CMPA should be used in that case). All three data sizes may be used, and all condition codes are affected.

**Example 3.33:** If A3 contains 00015030, what occurs when CMPI.W #5,(A3) executes?

**Solution:** The word stored in locations 015030 and 015031 is compared with 5, and the condition codes set accordingly.

The next instruction in the arithmetic group is CMPM (compare memory). This instruction operates similarly to the other compare instructions we have seen, except that the source and destination operands must be specified using address register indirect with postincrement. All three data sizes may be used, and all condition codes except X are affected.

**Example 3.34:** Two data areas of 10 bytes each reside in memory. Address registers A1 and A2 point to the first byte in each data table. How can we tell if the data tables are identical?

**Solution:** Since we are comparing two pieces of memory data, we should use CMPM.B (A1)+,(A2)+ to compare a byte from each data table. If we can execute the CMPM instruction 10 times and never see a zero in the Z flag (which becomes 1 when the data bytes are the same), the tables are identical.

The next instruction is DIVS (signed divide). This instruction allows a signed 32-bit number to be divided by a signed 16-bit number. The destination operand, which must be a data register, is divided by the source operand. Only the word data size may be used. After execution, the lower 16 bits of the destination contain the quotient, and the upper 16 bits the remainder. The sign of the remainder is always the same as the sign of the dividend, unless the re-

mainder is equal to zero. Division by zero causes a special exception to be generated (see Chapter 4). All condition codes except X are affected.

**Example 3.35:** Four data registers are loaded in the following way:

D2:	FFFFFC18	(-1000 decimal)
D3:	000186A0	(100000 decimal)
D4:	000001F4	(500 decimal)
D5:	000009C4	(2500 decimal)

What are the results of DIVS D2,D3 and DIV D4,D6?

**Solution:** The first instruction divides D3 by D2 and stores the result in D3, whose final value is 0000FF9C. The upper word is zero because the two registers divide evenly. The lower word (FF9C) represents -100 decimal in 2s complement notation.

The second instruction divides D6 by D4, storing the result in D6. After execution, D6 contains 00000005. Again the upper word is zero because the two registers divide evenly. Since both registers contained positive numbers, the result (5) is also positive.

The next instruction in the arithmetic group is DIVU (unsigned divide). This instruction is almost identical to DIVS. The difference is that the operands are treated as unsigned binary numbers. The condition codes are affected in the same way as they are for DIVS.

**Example 3.36:** What is the result of DIVU D4,D5 if D4 and D5 initially contain 0000019A and 0007A120, respectively?

**Solution:** The value 7A120 in D5 equals 500000 decimal. The value 19A in D4 equals 410 decimal. Thus, the DIVU instruction is dividing 500000 by 410. Since the registers do not divide evenly, the remainder will be placed in the upper word of D5. After execution, D5 contains 00D204C3. The 04C3 word equals 1219 decimal, which is correct. The 00D2 word equals 210 decimal, the remainder left over as a result of the non-even division. To check this for yourself, subtract 410\*1219 from 500000. You will get 210.

The next instruction in the arithmetic group is EXT (sign extend). This instruction is used to extend the sign bit of a data register into the remaining upper bits of the register. Word and long word operations are allowed. When extending the sign of a byte, bits 8 and 15 will match the state of bit 7. When

extending the sign of a word, bits 16 through 31 will match the state of bit 15. All condition codes except X are affected.

**Example 3.37:** What is the result of EXT.W D3, if D3 initially contains 000000C6? What if EXT.L D3 were used instead?

**Solution:** The first instruction extends the sign into bits 8 through 15 only, resulting in D3 containing 0000FFC6. The second instruction causes D3 to be 000000C6.

The next instruction in the arithmetic group is MULS (signed multiply). This instruction performs a 16- by 16-bit signed multiplication between a data register (used as the destination) and the source operand. The lower word of the data register is used during the multiply. All condition codes except X are affected.

**Example 3.38:** What is the result of MULS D4,D5, if D4 contains 0000FFF0 and D5 contains 0000FFF6?

**Solution:** FFF0 represents -16 decimal, and FFF6 represents -10. The product of these two numbers is positive 160. The result placed in D5 is 000000A0 (A0 equals 160 decimal).

The next instruction in the arithmetic group is MULU (unsigned multiply). This instruction is identical to MULS, except that now the operands are treated as unsigned binary numbers. Larger products may be produced this way. The condition codes are affected the same way they are for MULS.

**Example 3.39:** What will D5 contain after MULU D4,D5 executes, if D4 and D5 initially contain 0000000A and 00000064?

**Solution:** D4 and D5 represent 10 and 100 respectively. The product of 1000 is saved in D5 as 000003E8.

The next instruction in the arithmetic group is NEG (negate). This instruction is used to generate the 2s complement of the destination by subtracting the destination from zero. All three data sizes may be used. All condition codes are affected. **Example 3.40:** What is the result of NEG.B D2, when D2 contains 052055C6?

**Solution:** Negating the lower byte of D2 (C6) gives 3A. The final result is 0520553A.

The next instruction in the arithmetic group is NEGX (negate with extend). In this instruction, the destination operand and the X bit are subtracted from zero. Since the X bit may have been affected by a previous NEGX, we see that this instruction may be used to implement multiprecision operations on large numbers. All three data sizes may be used. All condition codes are affected.

The next instruction in the arithmetic group is SUB (subtract binary). The source operand is subtracted from the destination operand. One of the operands must be a data register. All three data sizes may be used. All condition codes are affected.

**Example 3.41:** What will register D1 contain after SUB.W D0,D1 executes, if D0 contains 0000E384 and D1 contains CC3EF385?

**Solution:** Subtracting the lower word of D0 from the lower word of D1 gives 1001. The upper word of D1 remains unaffected. The final result in D1 is CC3E1001.

The next instruction in the arithmetic group is SUBA (subtract address). In this instruction, the source operand is subtracted from the destination operand, which must be an address register. Only word and long word sizes may be used. When the data operand size is word, the operand is sign extended to 32 bits before the subtraction is performed. The condition codes are not affected.

**Example 3.42:** A unique data table has entries that consist of 7-byte groups of data. Suppose that A3 points to any entry in this data table. How can A3 be made to point to the previous entry?

**Solution:** To point to the previous entry A3 must be decreased by 7. This may be accomplished by using SUBA.W #7,A3.

The next instruction in the arithmetic group is SUBI (subtract immediate). In this instruction the immediate data are subtracted from the destination operand. All three data sizes may be used. All condition codes are affected. **Example 3.43:** What will D2 contain after execution of SUBI.B #2CH,D2, if D2 initially contains 03059A2E?

**Solution:** Subtracting 2C from the lower byte of D2 results in 02. The result placed in D2 is 03059A02.

The next instruction in the arithmetic group is SUBQ (subtract quick). This instruction should be used whenever the immediate data is between 1 and 8. All three data sizes may be used. All condition codes are affected.

The next instruction in the arithmetic group is SUBX (subtract with extend). In this instruction the source operand and the X bit are subtracted from the destination operand. Only two choices of operands are available. The operands must be data registers, or memory locations pointed to by address register indirect with predecrement addressing mode. All three data sizes may be used. All condition codes are affected.

**Example 3.44:** What does SUBX.W D2,D2 do? What does SUBX.L -(A0), -(A1) do when A0 and A1 contain the same address? Before execution, X equals 0.

**Solution:** The first instruction clears the lower word of D2. The second instruction first decrements both address registers by 4, and then clears 4 successive memory locations.

The next instruction in the arithmetic group is TAS (test and set an operand). The lower 8 bits of the operand are tested and the condition codes modified accordingly. Bit 7 of the destination operand is then set. Only byte size operands are tested. All condition codes except X are affected.

**Example 3.45:** What are the condition codes, and the contents of D5, after TAS D5 executes? D5 initially contains 2CC3E500.

**Solution:** Since the lower byte of D5 is 00, the zero flag will be set and the negative flag cleared. Then bit 7 of D5 will be set, resulting in a final register value of 2CC3E580.

The last instruction in the arithmetic group is TST (test an operand). The destination operand is compared with zero and the condition codes affected accordingly. The destination operand is not changed. All three data sizes may be used. All condition codes except X are affected.

# The Logical Group

The first instruction in the logical group is AND (AND logical). A logical AND is performed on the source and destinations operands and the result placed in the destination. All three data sizes may be used. One of the operands must be a data register. Neither operand may be an address register. All condition codes except X are affected.

**Example 3.46:** What is the result of AND.W D0,D1, if D0 and D1 contain 3795AC5F and B6D34B9D, respectively?

**Solution:** Only the lower words of each register will be used. The logical AND of AC5F and 4B9D is 081D. The final value of D1 is B6D3081D.

The instruction in the logical group is ANDI (AND immediate). This instruction operates similar to AND, except that immediate data is supplied for the source operand. All three data sizes may be used. The condition codes are affected the same way they are for AND.

**Example 3.47:** What will ANDI.B #0F0H,D7 do to the lower byte of D7?

**Solution:** ANDing the lower byte of D7 with F0 will clear bits 0 through 3 and leave bits 4 through 7 unaffected.

The next instruction in the logical group is OR (inclusive OR logical). This instruction is used to OR the source and destination operands together. One of the operands must be a data register. Neither operand may be an address register. All three data sizes may be used. All condition codes except X are affected.

**Example 3.48:** What is the result of OR.L D3,D4, when D3 contains 55555555 and D4 contains AAAAAAAA?

**Solution:** The logical OR of these two registers is FFFFFFFF. This is the result that will be placed in D4.

The next instruction in the logical group is ORI (inclusive OR immediate). This instruction is similar to OR, except the source operand is now supplied as immediate data. All three data sizes may be used.

The condition codes are affected the same way as they are for OR.

**Example 3.49:** How can the MSB of the lower byte of D2 be set using ORI? **Solution:** To set bit 7 of D2 without affecting any other bits, use ORI.B #80H.D2.

The next instruction in the logical group is EOR (exclusive OR logical). In this instruction the source operand must be a data register. The source and destination operands are exclusive-ORed and the result placed in the destination location. All three data sizes may be used. All condition codes except X are affected.

**Example 3.50:** What is the result of EOR.W D2,D3, if D2 contains 02040608 and D3 contains 10121416?

**Solution:** The exclusive OR of 0608 and 1416 is 121E. The final contents of D3 are 1012121E.

The next instruction in the logical group is EORI (exclusive OR immediate). As in EOR, the source and destination operands are exclusive-ORed, except the source operand must be immediate data. All three sizes may be used. The condition codes are affected the same way they are for EOR.

**Example 3.51:** How can bits 0, 3, 4, 8, 12, and 15 be complemented in register D4, with all other bits remaining unchanged?

**Solution:** Exclusive-ORing a data bit with 0 preserves its value. Exclusive-ORing it with 1 complements its value. The immediate data must then contain 1s in bit positions 0, 3, 4, 8, 12, and 15, and 0s elsewhere. This results in the following instruction: EORI.W #9119H,D4.

The last instruction in the logical group is NOT (logical complement). Each bit in the destination is complemented. All three data sizes may be used. All condition codes except X are affected.

**Example 3.52:** What is the result of NOT.B D1, when D1 contains 000000FF?

**Solution:** The lower byte of D1 is complemented, resulting in D1 containing 00000000.

# The Shift and Rotate Group

All of the instructions in this group may use byte, word, and long word data sizes. Shifts and rotates are possible in both directions. Only data registers and memory locations may be used as operands. When a data register is to be shifted or rotated, a count must be supplied that specifies the number of bits to shift or rotate. When a memory location is the destination, only 1 bit may be shifted at a time, and the data size is restricted to word operands only.

The shift count may be specified in two ways. When shifting or rotating between 1 and 8 bits, use the immediate form. All of the following instructions illustrate this form:

ASL.B	#4,D2	Arithmetic shift left of 4 bits
LSR.W	#6,D1	Logical shift right of 6 bits
ROL.L	#3,D5	Rotate left 3 bits
ROXR.B	#5,D4	Rotate right with extend 5 bits

When the shift/rotate count is greater than 8, it must be placed in a data register. ASL.L D2,D3 is an example of this form, with D2 containing the number of bits that D3 should be shifted.

When the operand is a memory location, only one bit may be shifted or rotated at a time, through a word operand. ROR.W (A0) will rotate the word pointed to by A0 one bit to the right.

The N and C flags are affected by all eight instructions in the same way. If the MSB of the result is high, the N flag will be set. It will be cleared otherwise. If the result is zero, the Z flag will be set. It will be cleared otherwise. The V flag will always be cleared, except when ASL or ASR is used. In this case, it will be set if a sign change occurs during shifting (if the MSB changes value at any time).


Figure 3.13 shows how bits are moved through an operand for each of the eight instructions in the shift and rotate group. Notice that all eight instructions affect the C bit, and that six of them also change the X bit.

Figure 3.13(a) shows the effect of an ASL (arithmetic shift left). In this instruction, a zero is shifted into the LSB, while all bits move to the left. The bit shifted out of the most significant bit position replaces the X and C flags. Note that the MSB is bit 7 for byte operations, bit 15 for word, and bit 31 for long word.

Figure 3.13(b) shows the effect of an ASR (arithmetic shift right). All bits are shifted to the right. The bit that leaves the LSB position replaces the X and C flags. The MSB is shifted back into itself. This is very important for preserving the sign of the original binary number. If a register initially contained a negative value (MSB high), and a zero was shifted in during an ASR, the sign of the number would change.

Figure 3.13(c) and 3.13(d) show how the LSL (logical shift left) and LSR (logical shift right) instructions operate. These instruction are used to move 0s

FIGURE 3.13 Shift and rotate instructions: (a) ASL; (b) ASR; (c) LSL; (d) LSR; (e) ROL; (f) ROR; (g) ROXL; (h) ROXR



into either end of a register or memory location, much as a shift register would do in a digital circuit.

Figure 3.13(e) and 3.13(f) show the effect of the ROL (rotate left) and ROR (rotate right) instructions. Unlike the shift instructions, no new data enter the register or memory location. Instead, the data is circulated through the register or memory location. After enough data rotates, the original binary data appears again. For example, rotating a byte eight times gets all the bits back into the same place again. These two instructions are the only ones that do not also affect the X bit.

Figure 3.13(g) and 3.13(h) show the last two instructions in the shift and rotate group, ROXL (rotate with extend left) and ROXR (rotate with extend right). The operand data in these two instructions rotates through the X bit, giving the programmer the chance to insert data during rotation by playing with the value of the X bit. Thus, the final contents of the register or memory location may be very different from what they were initially.

**Example 3.53:** What is the result of ASL.B #3,D2, if D2 contains 2375A2B4?

**Solution:** The lower 8 bits will be shifted three positions to the left. As they shift, zeros will enter from the right. Thus, the final contents of D2 are 2375A2A0.

**Example 3.54:** What does D0 contain after execution of ROR.W D4,D0? The count in D4 is 9, and D0 contains 3F2E5983 to start.

**Solution:** Rotating the lower word right 9 bits results in 3F2EC1AC.

**Example 3.55:** What is caused by execution of LSR.L #4,D2, if D2 contains 31415926?

**Solution:** The LSR instruction causes all bits in D2 to move four positions to the right, with zeros entering from the left. This has the effect of moving all 4-bit nibbles to the right. The final D2 contents are 03141592.

### The Bit Manipulation Group

The first instruction in the bit manipulation group is BCHG (test a bit and change). A specified bit in the destination is examined and the Z flag is adjusted accordingly. Actually, the bit is tested to see if it is 0. If so, the Z flag is set. If the tested bit is 1, the Z flag is cleared. It is easy to see that the Z flag is loaded with the complement of the bit that is tested.

Once the specified bit is tested and the Z flag adjusted, it is replaced by its complement. For instance, if bit 6 is 0 when it is tested, it will be a 1 when the instruction finishes execution.

Only byte and long word data sizes may be used. When the bit to be tested is in the lower byte of the destination (bit positions 0 through 7), the bit number may be specified as immediate data within the instruction. For example, BCHG.B #3,D1 causes bit 3 in register D1 to be tested. When the bit position is from 8 to 31, it must be placed into a data register and that register used in the instruction as follows: BCHG.L D0,D1. In this example, D0 contains the number of the bit to be tested in D1.

Only the Z flag is affected by BCHG.

**Example 3.56:** Data register D5 contains 2C3459A7. What is the state of the Z flag, and what are the contents of D5, after BCHG #6,D5 executes?

**Solution:** The binary representation of the lower byte of D5 is 10100111. Bit 6, 1(0)100111, is a 0. This will cause the Z flag to be set and the final state of bit 6 to be a 1. This will result in D5 containing 2C3459E7 once bit 6 is complemented.

The second instruction in the bit manipulation group is BCLR (test a bit and clear). This instruction is similar to BCHG, except the specified bit is examined and then cleared. Only the zero flag is affected, just as it is in BCHG.

**Example 3.57:** Data registers D6 and D7 contain 0000000C and 75793290, respectively. What is the result of BCLR D6,D7?

**Solution:** Register D6 specifies that the 12th bit position should be tested and cleared. The lower 16 bits of D7, with the 12th bit position indicated, are: 001(1)00100100000. Since this bit is a 1, the Z flag will be cleared. Then bit 12 of D7 will be cleared, resulting in a final value of 75792290.

The third instruction in the bit manipulation group is BSET (test a bit and set). This instruction is identical to BCLR, except the specified bit is tested and then set. Once again only the Z flag is affected.

**Example 3.58:** What is accomplished by BSET #2,(A3)?

**Solution:** The bit in position 2 of the memory location pointed to by A3 is tested and then set.

The last instruction in the bit manipulation group is BTST (test a bit). In this instruction, the specified bit in the destination is tested and the Z flag adjusted depending on its state. No other flags are affected, and the tested bit retains its value. **Example 3.59:** Register D4 contains 0429595A. What is the state of the Z flag after BTST #5,D4 executes?

**Solution:** The lower 8 bits of D4 with bit 5 highlighted are  $01\langle 0\rangle11010$ . Since this bit is zero, the Z flag will be set. The contents of D4 are unchanged.

### The BCD (Binary Coded Demical) Group

The first instruction in the BCD group is ABCD (add demical with extend). This instruction is used to add BCD numbers together. Using the X flag in the operation allows multiprecision additions to be performed. Only bytes may be added together. No other data sizes may be used. Also, only two addressing modes may be used: register direct (using data registers) or address register indirect with predecrement. All condition codes are affected.

**Example 3.60:** Registers D0 and D1 contain 00000034 and 00000068. What are the contents of D1 and the condition codes after ABCD D0,D1 executes? Assume that X is cleared to begin with.

**Solution:** A straight binary addition of D0 and D1 would result in 9C. This value, however, is not a BCD number. The result of ABCD using decimal addition instead results in 00000002 replacing the contents of D1. Since 34 plus 68 is 102, we see that D1 contains only a partial answer, because the entire result cannot fit into the lower byte of D1. This is reflected in the state of the condition codes. Since the result is nonzero, the Z flag is cleared. The C flag (and thus X also) is set because the result did not fall into the range 00 to 99.

The second instruction in the BCD group is NBCD (negate decimal with extend). When we wish to represent a negative number in binary, we use 2s complement notation. This is accomplished by the NEG instruction. When working with BCD, we use 9s or 10s complement notation to represent a negative BCD number. The number we wish to find the 10s complement of is subtracted from 0. Since the X bit is also included in the subtraction, we get the 10s complement when X = 0 and the 9s complement when X = 1. NBCD operates only on byte operands, and all condition codes are affected, with N and V undefined.

**Example 3.61:** What is the 10s complement of the lower byte in D3, if D3 contains 00000034?

**Solution:** To get the 10s complement, we must make sure the X flag is cleared before executing NBCD D3. The result is 00000066. Notice that adding 34 to 66 (the 10s complement of 34) gives 00. This is what we hope to get when we find the 10s complement of a BCD number. The 9s complement, which we would get if X = 1 prior to executing NBCD, would be 00000065.

The last instruction in the BCD group is SBCD (subtract decimal with extend). Like ABCD, only two addressing modes are possible. In this case, the source operand and the X flag are subtracted from the destination. All condition codes are affected, with N and V undefined.

**Example 3.62:** Registers D2 and D4 contain 00000034 and 00000068. What is the result of SBCD D2,D4 if the X flag is set prior to execution?

**Solution:** Subtracting D2 and the X flag from D4 gives 00000033. This result is placed in D4.

### The Program Control Group

The first three instructions in the program control group make use of a set of predefined conditions whose individual states are determined by the current value of the processor's condition codes. These 16 conditions are:

CC:	Carry clear	LS:	Lower or same
CS:	Carry set	LT:	Less than
EQ:	Equal	MI:	Minus
F:	Never true (false)	NE:	Not equal
GE:	Greater than or equal	PL:	Plus
GT:	Greater than	T:	Always true
HI:	High	VC:	Overflow clear
LE:	Less or equal	VS:	Overflow set

The instructions that make use of these conditions are called **conditional instructions**, because they may or may not perform a desired function, depending on the state of the condition.

The first conditional instruction is Bcc. In this mnemonic the B stands for branch and cc the condition. Thus, BCC means branch if carry clear, BNE means branch is not equal, and so on. All of the conditions may be used in this instruction except for T and F. The purpose of the conditional branch is to transfer control to a new location in the program, depending on a certain condition. The range of the conditional branch is represented by a signed 8- or 16-bit displacement. The 8-bit displacement permits transfer to locations up to 127 forward and -128 behind the current program counter. The 16-bit displacement allows a 32767, -32768 location range.

The condition codes are not affected by any of the conditional branches. Conditional branches are very useful when implementing loops. Figure 3.14 shows how a BNE instruction is used to perform a loop operation as long as the Z flag is cleared. In this example control is passed back to the address of AGAIN (the MULU instruction) as long as D2 is not 0. When the condition fails to be met, the conditional branch is ignored, and program execution continues at the address following the branch instruction.

As a point of interest, if data register D3 is loaded with 1 prior to entering the loop of Figure 3.14, the result is that D3 contains the factorial of the number in D2 when the loop completes. Thus, if D2 started at 5, then D3 will contain 120 (1 \* 2 \* 3 \* 4 \* 5) at the end of the loop.

The second conditional instruction in the program control group is DBcc (test condition, decrement, and branch). This instruction provides a looping function that may be terminated in two ways. Figure 3.15 shows the use of this instruction in a loop. Here the DBCS instruction is used to perform the looping function. If the carry flag is set during a pass through the loop, the DBCS instruction will automatically cause the loop to terminate, and execution will continue with the first instruction after DBCS. If the carry flag is not set, the DBCS instruction will then decrement the specified data register (D5 in this case). If the lower word of D5 does not equal -1, program execution will resume at the beginning of the loop (NEXT in this example). If D5 did equal -1, the loop will terminate. The use of a counter in this instruction limits the maximum number of passes through the loop to 32768. We get an extra pass because the counter is tested for -1 instead of 0. No condition codes are affected by this instruction.

**Example 3.63:** Assuming that the tested condition is always false, how many passes through the loop will be performed in Figure 3.14, if D5 initially contains 00000064?

**Solution:** D5 contains a count of 100. Since it must go negative for the loop to terminate, 101 passes will be performed.

The last conditional instruction in the program control group is Scc (set according to condition). Scc first tests the specified condition. If true, the desti-

FIGURE 3.14 Use of conditional branch in a loop	AGAIN	MULU	D2,D3	•
		SUBQ	#1,D2	Branch here if $Z = 0$
		BNE	AGAIN	



nation byte is loaded with 1s. If false, the destination byte is loaded with 0s. No condition codes are affected by this instruction.

**Example 3.64:** What happens to D3 if SEQ D3 executes, and the zero flag was set prior to execution?

**Solution:** The lower byte of D3 is loaded with 1s.

The next instruction in the program control group is BRA (branch always). This type of instruction is unconditional; it will always execute. We also refer to this as an unconditional branch. BRA directly affects the processor's program counter with execution continuing at the address specified in the instruction. Since BRA is a relative instruction, the range of locations that we may transfer control to is limited. If an 8-bit signed displacement is used to specify the new execution address, the range of locations becomes 127 forward and -128 backward. If the address to branch to is outside this range, a signed 16-bit displacement will be used, resulting in a range of 32767 to -32768 locations. None of the condition codes are affected.

**Example 3.65:** Consider these short sections of code:

	ORG BRA	1000H HERE	THERE	ORG NOP	2000H
				•	
HERE	ORG NOP	1030H		ORG BRA	7000H THERE

What type of signed displacement is needed for the BRA HERE instruction? How is the BRA THERE instruction different?

**Solution:** The machine code for the BRA HERE instruction is 60 00 00 2E. The first word (60 00) is the opcode for BRA. The second word (00 2E) is the signed 8-bit displacement. The assembler computes the displacement by sub-

tracting 1002H (2 plus the address of the BRA instruction) from the address of the HERE label (1030H). Subtracting 1002H from 1030H gives 002EH. This value represents a positive signed displacement, which causes the processor to branch forward.

The machine code for the BRA THERE instruction is 60 00 AF FE. Subtracting 7002H from 2000H gives AFFEH. Since the MSB of the displacement is a 1, the processor branches backward.


The next instruction in the program control group is BSR (branch to subroutine). This instruction is similar to BRA, except that the address immediately following the BSR instructions is pushed onto the stack (as the return address for the subroutine). Again the displacement is stored in 8- or 16-bit signed notation.

**Example 3.66:** A BSR instruction at address 80006H calls a subroutine as located at address 80500H. What address is pushed onto the stack? Address register A7 contains 6004H.

**Solution:** The processor uses A7 as the default stack pointer. When the BSR instruction is executed, A7 will be decremented by 4 and its address used to point to the memory locations where the return address will be stored. The return address for the BSR will be 8000AH, since the BSR codes into a 4-byte instruction. Once the return address is written into stack memory the program counter will be loaded with 80500H, the address of the subroutine. Figure 3.16 shows the resulting stack activity during execution of the BSR instruction.

Before:

After:




The next instruction in the program control group is JMP (jump). This unconditional instruction causes execution to continue at the location specified. Any location in the entire address space of the processor may be reached with this instruction. Also, a limited number of addressing modes may also be used with JMP. Address register indirect (and with displacement), absolute, indexed, and PC relative may all be used. None of the condition codes are affected. **Example 3.67:** If A5 contains 0001F400, at what location does the processor resume execution if JMP (A5) is encountered?


**Solution:** This form of JMP instructs the processor to resume execution at the location specified in A5. Thus, 01F400 becomes the new address in the program counter.

The next instruction in the program control group is JSR (jump to subroutine). This is similar to JMP, except that the subroutine's return address is pushed onto the stack. The return address is the address following the JSR instruction. None of the condition codes are affected.

The next instruction in the program control group is RTR (return and restore condition codes). During execution, the condition codes are popped off the stack. The condition codes are replaced by the stack information. Then the new program counter value is popped off the stack (a return address previously pushed).

**Example 3.68:** The stack pointer contains 75800H when a RTR instruction is encountered. The contents of stack memory are shown in Figure 3.17. What is loaded into the conditions codes? What is the return address?





**Solution:** Figure 3.17 shows the word on top of the stack to be 008AH. This value is popped first and written into the user byte of the status register, changing the condition codes. The next two words are popped off the stack and placed into the program counter, giving a return address of 66A40H. The final value of the stack pointer is 75806H.

The last instruction in the program control group is RTS (return from subroutine). The new program counter is popped off the stack. None of the condition codes are affected.

**Example 3.69:** Memory locations 7F80 through 7F83 contain the following bytes: 00, 04, 3E, and 2C. The stack pointer contains 007F80. Where will program execution resume when RTS executes?

**Solution:** The address popped off the stack is 043E2C. Execution resumes at that address. The stack pointer is incremented by 4.

## The System Control Group

The system control group is the last group of instructions in the 68000's instruction set. These instructions are used to perform privileged operations on the system byte of the status register, reset or stop the processor, implement some useful expectations, and alter the condition codes.

The first privileged instruction is ANDI SR (AND immediate to the status register). This instruction, like all privileged instructions, must be executed in the supervisor state to avoid the generation of a privilege violation exception. The purpose of ANDI SR is to alter the contents of the status register by ANDing it with 16 bits of immediate data. Zeros in the immediate data will clear bits in the status register; ones will not affect the same bits. How the condition codes are affected depends on the immediate data used.

**Example 3.70:** What does ANDI #0FFFBH,SR do?

**Solution:** The only zero present in the immediate data is located in bit 2. This corresponds to the position of the Z flag in the status register, which is cleared.

The next privileged instruction in the system control group is EORI SR (exclusive OR immediate to the status register). This instruction has an effect on the status register similar to ANDI SR, except for the change in logical operation.

**Example 3.71:** What immediate data is needed to complement the state of the X bit in the status register?

**Solution:** The X bit is in position 4 of the status register. The instruction needed to complement this bit without affecting the other 15 bits is EORI #10H,SR.

Another privileged instruction in the system control group lets you load the entire status register with new data. MOVE to SR (move to the status register) transfers 16 bits of data into the status register from the source operand.

**Example 3.72:** During the execution of a subroutine, the condition codes are stored in memory at a location called STWORD. How might the status register be reloaded at a later time using this information?

**Solution:** MOVE STWORD,SR will transfer data from memory into the status register.

The next privileged instruction in the system control group is MOVE from SR (move from the status register). This instruction copies the contents of the status register into memory or the specified data register. The condition codes are not affected.

**Example 3.73:** What memory locations are affected by MOVE SR,-(A2), when A2 contains 000C9008?

**Solution:** Since predecrement addressing is used, A2 is first decremented by 2 (because this is a word operation). The status register contents are then copied into memory locations 0C9006 and 0C9007.

The next privileged instruction in the system control group is MOVE USP (move user stack pointer). Setting up the user stack pointer is important when subroutines compose parts of the user program. Using MOVE USP,A3 will transfer a copy of the user stack pointer into A3. Setting the USP is accomplished by MOVE A3,USP. All addressing modes are possible. The condition codes are not affected.

The next privileged instruction in the system control group is ORI SR (inclusive OR immediate to the status register). Like ANDI SR and EORI SR, this instruction is used to modify bits in the status register. Sixteen bits of immediate data are ORed with the status register to generate its new contents. The condition codes are affected by the immediate data used.

**Example 3.74:** What instruction is needed to set the interrupt priority level to 6?

**Solution:** The interrupt priority level bits in the status register are bits 8, 9, and 10. They need to be set to 110. This can be done using ORI #600H,SR.

The next privileged instruction in the system <u>control</u> group is RESET (reset external devices). This instruction causes the RESET line on the processor to come active. Since the RESET line is normally connected to external system devices (such as peripherals), this instruction provides you with a way to reset external circuitry through software.

The next privileged instruction in the system control group is RTE (return from exception). This instruction is used as the last instruction in an exception handling routine. It restores the status register and program counter to their contents at the time the exception occurred. The data to restore the registers are popped off the stack when RTE is encountered. The condition codes are affected by the data popped off the stack.

The last privileged instruction in the system control group is STOP (load status register and stop). The immediate data included in the instruction are transferred into the status register, and the processor is halted. There are three ways to resume execution. If the processor is in the trace state when STOP is encountered, a trace exception is initiated. If an external RESET is requested, the processor begins a reset exception, leaving the halted state. Also, if an external interrupt arrives while the processor is stopped, it will be ignored unless its priority is higher than the current priority. If the interrupt is of sufficient priority, the processor will exit the halted state and initiate exception processing to handle the interrupt.

**Example 3.75:** How may the processor be stopped with all condition codes cleared?

**Solution:** Use STOP #0 to stop the processor and clear all condition codes.

Three instructions in the system control group are used specifically to generate TRAPs (exceptions). Unlike the privileged instructions, which cause an exception when they are encountered while the processor is in the user state, CHK, TRAP, and TRAPV can cause exceptions in either state.

CHK (check register against bounds) is used to compare a data register with a range of values that go from 0 to an upper bound specified in the source operand. Exception processing is initiated if the data register contains a value less than 0 or greater than the upper bound. The upper bound is a 2s complement integer. Only word operands may be used.

**Example 3.76:** Is an exception generated by the following instruction: CHK D4,D5? Registers D4 and D5 contain 3E552000 and 400C15A9.

**Solution:** Comparing the lower words of both registers shows that 15A9 does not exceed the upper bound of 2000 specified by D4. 15A9 is also larger than 0, so no exception processing occurs.

Using the ILLEGAL (illegal instruction) instruction will always cause an exception to occur. The designers of the 68000 chose a unique bit pattern, 4AFC, to implement this instruction, while at the same time reserving other patterns for future expansion.

Another way to generate an exception is to use the TRAP (trap) instruction. A vector number from 0 to 15 is supplied, which causes the processor to look up the address for the specified TRAP exception routine in an exception vector address table. This address table is located in memory from locations 000000 to 0003FF. The addresses for each of the 16 TRAP vectors are located in locations 000080 through 0000BF. For example, if TRAP #0 is encountered, the processor will look up the address stored in locations 000080 through 000083 and continue execution at that address.

A conditional TRAP instruction is available. TRAPV (trap on overflow) will initiate exception processing only if the overflow flag is set.

We will cover exception processing in detail in the next chapter.

Three instructions are included that operate only on the condition code byte of the status register. ANDI CCR, EORI CCR, and ORI CCR all require a byte of immediate data to perform the logical operation with the condition codes. All three instructions will affect the condition codes according to the immediate data that is used.

**Example 3.77:** What are the five condition codes after execution of these instructions? The initial states of each bit are not important.

a) ANDI #OCH, CCR b) ORI #1, CCR c) EORI #10H, CCR

**Solution:** The ANDI instruction clears the X, V, and C flags. It does not affect N or Z. The ORI instruction sets the C flag. Finally, the EORI causes X to change its state to a 1. So, when done, we have X: 1, N: unchanged, Z: unchanged, V: 0, and C: 1.

One last way to affect the condition codes is to load them with new data. MOVE to CCR (move to condition codes) is used to do this. The data contained in the source operand is moved into the condition codes.

#### **Example 3.78:** What does MOVE (A2),CCR do?

**Solution:** The data byte stored in the memory location pointed to by A2 is copied into the condition code register.

Saving the condition codes for future use is done with MOVE from CCR (move from the condition code register). The condition codes are not affected.

An example would be MOVE CCR,D2. The lower byte of D2 will contain a copy of the current condition codes.

The last instruction in the entire set is NOP (no operation). This instruction does nothing at all but provide a delay in execution time. It does not affect any condition codes or processor registers. Nonetheless, NOP is an ideal instruction to use in a timing loop.


# 3.6 HOW AN ASSEMBLER GENERATES MACHINE CODE

At the beginning of this chapter we looked at a sample source file and its assembled list file. During assembly, source statements are read one line at a time and examined. If they contain legal 68000 instructions, the assembler can determine the required machine code by filling in missing bits in a basic opcode format. For example, the instructions MOVE.B and MOVE.W both have the same basic opcode format:  $00\langle size \rangle \langle dst \rangle \langle src \rangle$ , where the leading pairs of zeros indicates MOVE. The remaining 14 bits (remember that the processor always fetches a word) are determined by the rest of the information contained in the operand fields. *Size* is a variable that takes on 01 for a byte operation, 11 for a word operation, and 10 for a long-word operation. Thus, if the assembler reads in a source statement that contains MOVE.B, once it recognizes the MOVE part of the instruction, it will then look for a .B, .W, or a .L to determine the correct bit pattern for size. It is easy to see that the machine code for each type of MOVE will be different. If the assembler does not see a .B, .W, or .L after MOVE, it will generate an error.

The  $\langle dst \rangle$  and  $\langle src \rangle$  fields each contain 6-bit positions and represent the destination and source operands. Each field is divided into a 3-bit register number and a 3-bit mode number. These fields are described in detail in Appendix B. Example 3.79 indicates how these bits are assigned.

**Example 3.79:** What is the machine code produced when MOVE.B D3,(A5)+ is assembled?

**Solution:** Refer to the MOVE instruction description in Appendix B and to Figure 3.18. The .B extension indicates that the size field should be loaded



with 01. The source operand is D3. The source effective address table calls for a mode of 000 when a data register is used, and the register number is 011 (D3). The destination effective address table calls for a mode of 011, which indicates postincrement addressing. The register number is 101 (for A5). Combining these individual bit patterns gives the final opcode pattern 00 01 101 011 000 011, which is 1AC3.

So we see that the process of assembling a program involves a great deal of time picking the right combination of bits to place into opcode patterns. Let us keep this in mind when we assemble our own programs later in the book. When the assembler indicates an error, it's not because it picked the wrong bits, it's because the information supplied by the programmer was incorrect, missing, or of the wrong type.

# 3.7 PROGRAMMING EXAMPLES

Now that we have a feel for the instruction set of the 68000, we can examine the operation of a few simple programs. These programs are designed to show how different instructions are used to perform a simple task. More complicated examples will be covered in the chapters to come.

### **Data Summing**

Adding up elements in a data table is a nice way to use arithmetic and looping instructions together, in simple routine. Even so, many practical applications make use of this operation, particularly those of a statistical nature or in the algebra of signal processing. In this example, a data table called VALUES, consisting of signed words, is to be totaled, and the result stored in SUM. Then the average of all elements will be computed and saved in AVE. COUNT contains the number of entries in VALUES.

COUNT SUM AVERAGE AVERAGE VALUES	BYTE WORD WORD WORD BLOCK	128 0 0 256
FINDAVE ADDLOOP	LEA CLR.B CLR.W MOVE.W ADD.W ADDQ.B CMP.B BNE	VALUES, A2 DO SUM (A2)+,D2 D2,SUM #1,D0 COUNT,D0 ADDL00P
	MOVE.W EXT.L	SUM, D2 D2

COUNT,D1
Dl
D1,D2
D2, AVERAGE

There are many ways that this routine can be simplified through the use of different instructions, and you are encouraged to rewrite the routine yourself. Are there other aspects of this routine that can be improved? For instance, the largest sum of all data values is limited to a signed 16-bit value. How can the routine be rewritten so that the sum may be larger? What other changes would be made if the number of items in the table is fixed—for example, if there are always 20 items?

# Searching a List

This example illustrates how a list of items may be searched. The list consists of a series of data bytes. The last byte will have the value FF. This byte is used to indicate the end of the list, and no other bytes may have this value. The search subroutine is written in such a way that, upon entry, A6 contains the starting address of the list, and the lower byte of D6 the item to be searched for. Upon exit the zero flag will indicate the success (Z = 1) or failure (Z = 0) of the search.

SEARCH	MOVE.B	(A6)+,D5
	CMP.B	D5,D6
	BEQ	FOUND
	CMP.B	#OFFH,D5
	BNE	SEARCH
	ANDI	#OFBH, CCR
FOUND	RTS	

Since RTS is used as the final instruction, SEARCH is a **subroutine**. This means that a valid stack must exist before SEARCH is called, so the processor has a place to store the return address. The stack area can be defined by loading the address of a free block of RAM into A7.

Study the example so that you understand why the zero flag is set automatically if the item is found. If the item is not found, the ANDI instruction will clear the zero flag, indicating failure.

How might this subroutine be modified to return the position of the data item within the list, for example, first element, second, thirtieth?

#### **Block Move**

It is sometimes necessary to move a block of data from one portion of memory to another. In this example, a 16K word block of memory is moved. The original data block begins at the location pointed to by A3. The destination address is contained in A4.

BLOCKMOVE	MOVE.W	#16383,D0
MOVEDATA	MOVE.W	(A3)+, (A4)+
	DBF	DO, MOVEDATA

The use of the FALSE condition in the loop instruction lets the loop be controlled by the count register only. Notice that the count is one less than the number of words to move. This is because the loop will terminate when the counter goes to -1 instead of 0.

#### **Raise to Power**

This subroutine is designed to raise 2 to any power from 0 to 30. The power is passed to the subroutine in D3. The resulting binary number is returned in D2. For example, if D3 equals 6, D2 will contain 64 (00000020) upon return.

PRAISE	MOVEQ	#1,D2
	CMP.B	#0,D3
	BEQ	DONE
	ASL.L	D3,D2
DONE	RTS	

We make use of the fact that a binary number doubles every time it is shifted left.

#### A Subroutine Dispatcher

In this example, a set of six subroutines are available, with each one containing an RTS instruction. The subroutines are named SUB0 through SUB5. The purpose of the dispatcher is to call the correct subroutine, depending on the number contained in D4. For example, if D4 contains 0, then SUB0 is called. If D4 contains 4, then SUB4 is called. A seventh routine, ERROR, is branched to whenever D4 is outside the range 0 to 5.

SUBTAB	LONG LONG LONG LONG LONG LONG	SUB0 SUB1 SUB2 SUB3 SUB4 SUB5
DISPAT	CMP.B BCC MOVEQ MULU LEA MOVEA.L JSR BRA	#6,D4 ERROR #4,D3 D3,D4 SUBTAB,A0 O(A0,D4.W),A (A1) DISPAT

The advantage this routine has over one that uses a loop to find the correct subroutine address is that of time. This routine takes the same amount of time to get any subroutine address, no matter what D4 contains. If a loop search is used, subroutine addresses at the end of the list will take much longer to find.

# The Calculator Control Program

In the simplified calculator we have been previously introduced to, it will be necessary to have a control program running at all times. The purpose of the control program is to read the keypad, perform the specified mathematical operation, and update the display. Each of these three main activities is controlled by specific subroutines. For the purposes of this discussion, consider the following collection of subroutines:

Subroutine	Function
KEYPAD	Read Keypad
DOMATH	Perform selected math operation
DISPLAY	Display results
ERROR	Display Error condition

Each subroutine performs one function. KEYPAD will scan the keypad, looking for numbers (0-9) or operations (+, -, \*, /, =, or CLEAR). If a number is entered, its value is returned in D0 and the lower byte of D1 is cleared. If an operation is entered, the number of the operation is returned in D0 and the lower byte of D1 is set to 0FFH. The operation numbers are assigned in the following way:

Operation	Numbe
+	0
-	1
*	2
/	3
=	4
CLEAR	5

DOMATH will attempt to perform the operation specified in D1. If an error occurs (as in division by 0) DOMATH will return with the zero flag set. If the operation was performed successfully, DOMATH will return with the zero flag cleared and the result in D0.

DISPLAY will output the number contained in D0 to the display. ERROR will output a standard error message to the display and wait for the CLEAR button to be pushed.

The normal operation of the calculator follows this sequence:

 $\langle number \rangle \langle operation \rangle \langle number \rangle \langle = \rangle \langle result \rangle$ 

where  $\langle \text{operation} \rangle$  is any one of +, -, \*, or /, and  $\langle = \rangle$  is either = or CLEAR. Any deviation from this sequence results in an error. The following control program will implement the specified calculation sequence:

NUM1 NUM1 MATHOP	BLOCK BLOCK BLOCK	4 4 1	
GOCALC	BSR CMP.B BNE CMP.B BSR CMP.B BEQ CMP.B BEQ MOVE.L BSR CMP.B BNE ESR CMP.B BNE ESR CMP.B BNE BSR BSR BSR BSR BSR BSR BSR BSR BSR BSR	KEYPAD #0,D1 SORRY DO,NUM1 KEYPAD #0FFH,D1 SORRY #4,D0 GOCALC DO,MATHOP KEYPAD #0,D1 SORRY DO,NUM2 KEYPAD #0FFH,D1 SORRY #5,D0 GOCALC #5,D0 GOCALC #4,D0 SORRY DOMATH SORRY DISPLAY GOCALC ERROR GOCALC	<pre>:read the keypad ;make sure it is a number ;read the keypad ;make sure it is an operation ;start over if = or CLEAR :save math operation ;read the keypad ;make sure it is a number ;save the second number ;read the keypad ;make sure it is an operation ;is it CLEAR? ;is it=? ;go perform math operation ;display error if necessary ;otherwise display result ;and repeat ;display error</pre>

The software is complicated by the need to check for correct sequences of keypad information. Since the user may accidentally hit the wrong button from time to time, the software must be capable of handling the out-of-sequence keystroke in a graceful way.

## 3.8 SUMMARY

In this chapter we examined the format of a 68000 assembly language source file. We saw that there are a number of predefined fields for information on any given source line. Label, opcode, operand, and comment fields must be properly maintained so that your source file may be easily examined.

We then looked at the operation of an assembler and the types of files generated, which were list (.LST) and object (.OBJ) files. Many object files are combined into one, and executed, by a link-loader.

Most of the chapter dealt with the addressing modes and instruction set of

the 68000 microprocessor. The examples presented were intended to give you ideas about writing your own instructions and how the instructions and addressing modes work.

The six programming examples given at the end of the chapter were included to give you more exposure to 68000 programming. In upcoming chapters we will explore programming applications in detail.

# STUDY QUESTIONS

- 1. Explain the use of the ORG, WORD, BLOCK, and END pseudo-opcodes.
- 2. What happens when a source file is assembled?
- 3. What two files are created by the assembler?
- 4. What are the opcode, data type, and operand(s) in this instruction:

EOR #5CH, D6?

- 5. Why is it important to know what instructions are relocatable?
- Which of these pseudo-opcodes produce code or data: ORG, BYTE, WORD, BLOCK, EQU, END?
- 7. What does a linker do?
- 8. List the eight basic instruction types.
- 9. Identify the addressing mode in each of these instructions:
  - a) EXG D0,A2 b) MOVE.B #5,D1 c) MOVE.W D6,(A0) d) MOVE.W D6,(A0) + e) MOVE.W D6, - (A0) f) JMP (PC) g) ADD.L A0,10H(A1,D1.W)
- 10. Suppose that the 68000 did not have predecrement and postincrement addressing modes available. Show how MOVE.L D0,-(A0) and MOVE.L (A0)+,D0 could be synthesized using other addressing modes and instructions.
- 11. Why are the condition codes so important in a control-type program?
- 12. What does this two-instruction sequence do?

EXG	D0,A0
EXG	D0,A1

13. What does this instruction accomplish?

MOVE.B - (A3), (A3)+

14. Memory locations 000490 through 000495 contain, respectively: 0A, 9C, B2, 78, 4F, and C3. What does D2 contain after each instruction? Assume that A0 contains 000000492 and that D2 contains 00000000 before each instruction executes.

a) MOVE.B (AO),D2 b) MOVE.B -(AO),D2 c) MOVE.W (AO),D2 d) MOVE.W (A0)+,D2
e) MOVE.W - (A0),D2

- 15. What is contained in A0 after each instruction in Question 14?
- What is accomplished by each of these instructions? Initially A0 contains 0028C504.

a) MOVE.L (A0)+,A1
 b) MOVE.L A0,(A0)
 c) MOVE.L (A0),A0
 d) MOVE.L -(A0),A1

- 17. What are the sign extended addresses for these address values?
  - a) 004000
  - b) 007C00
  - c) 008400
  - **d**) 00CB00
  - e) 140000
  - f) EF0000
- What is the operand address in each of these instructions? Assume that A0 contains 00003800 and D0 contains 00000200.

a)	MOVE.B	10H(AO),D2
b)	MOVE.B	1400H(A0),D2
c)	MOVE.B	9F00H(A0),D2
d)	MOVE.B	10H(A0,D0.L),D2
e)	MOVE.B	84H(A0,D0.1),D2

- Memory locations 004000 through 004007 contain, respectively, 11, 22, 33, 44, 99, AA, 55, and 66. What are the results of:
  - a) MOVEM.L 4000H, D0/D1b) MOVEM.W 4000H, D0-D3
- 20. Suppose that these two instructions execute in sequence:

MOVEM.W D3-D7,-(A2) MOVEM.W (A0)+,D3-D7

What exactly has happened? Be very specific.

- 21. How does MOVEQ result in shorter, more efficient code?
- 22. What is the result of SWAP D0, when D0 contains 042959FD?
- 23. What changes are made to D0 and D1 in the following series of instructions?

MOVE.W D1,D2 SWAP D1 MOVE.W D0,D1 SWAP D1 MOVE.W D2,D0 SWAP D0

- 24. Write the instructions needed to add the lower word of registers D0, D2, and D6 together, with the result saved in D6. D0 and D2 must remain unchanged.
- 25. What is the difference between CLR.B D0 and SUB.B D0,D0?

- **26.** Multiply the contents of D3 by 0.125. Since fractional multiplication is not available, you must think of an alternative way to solve this problem. Assume that D3 contains an unsigned binary value.
- 27. What does this sequence of instructions do?

- 28. What are the contents of D2 after NEG.W D2, if D2 contains 55555555?
- 29. Show the results of EXT.L D6, when D6 contains 12345678 and 9ABCDEF0.
- **30.** What are the condition codes after TAS D2, if D2 contains 0000007F? What does D2 contain after execution?
- 31. What are the largest two decimal numbers that may be multiplied using MULU? Repeat for MULS.
- **32.** Find the volume of a cube whose length on one side has been placed in register D3. The volume should be in D2 when finished.
- 33. Write the appropriate AND instruction to preserve bits 0, 3-9, and 13 of register D2, and clear all others.
- 34. What OR instruction is needed to always set bits 2, 3, and 5 of D1?
- 35. What is the result of this small sequence of instructions? Data register D5 initially contains 3B25AC89.

ANDI.B	#2CH,D5
ORI.W	#C45H,D5
EORI.L	#789ABCDEH, D5
NOT.W	D5

- **36.** Show the instructions needed to find the exclusive-OR of the upper byte of registers D4 and D5. Do not affect any of the lower 24 bits in either register. D5 is the destination register.
- 37. Data register D4 contains C9AE23A5. What are its contents after these two instructions execute?

ASR.L	#3,D4
ROL.W	#5,D4

- 38. Show how ROXL can be used to rotate a 64-bit register composed on D2 and D3, with D3 holding the upper 32 bits.
- 39. Why is it important for the ASR instruction to maintain the same value in the MSB position?
- 40. Data register D1 contains 00000019 (25 decimal). What is its value after LSL.W #6,D1?
- 41. Data registers D3 and D4 contain 56789ABC and 00000013. Determine the state of the Z flag and the contents of D3 for:
  - a) BTST #4,D3
  - b) BCLR D4,D3
  - c) BSET #1,D3
  - d) BCHG D4,D3
- **42.** What instruction is needed to add registers D2 and D5 together using BCD arithmetic? The result should appear in D2.
- **43.** What does D4 contain after NBCD D4, if D4 initially contains 00000051? Assume that the X flag is cleared to begin with.

- 44. What does SBCD -(A3), -(A5) do? Assume that X = 0 prior to execution.
- **45.** What instruction will set the memory byte pointed to by A6 when the carry flag is clear?
- 46. What advantage does JSR have over BSR?
- 47. Why must a subroutine contain RTS as the final instruction?
- **48.** What instruction (in the supervisor state) is capable of clearing the zero flag while leaving all other **15** bits in the status register unaffected?
- **49.** What immediate data is needed to set the trace bit in the system byte of the status register?
- 50. Show the instruction needed to copy the condition codes into memory location OLDCODES.
- **51.** Modify the data summing example program so that the sum may exceed the 16-bit barrier.
- **52.** Write a subroutine to find the most positive signed integer in a set of data. Assume that the integers are bytes, and that D3 contains the number of items to compare. The items begin at location POSINTS.
- 53. Write a subroutine to compute the area of a right triangle whose side lengths are stored in D2 and D3. Return the result in D1.
- 54. Write a subroutine that will compute the factorial of the number contained in D0. Store the result in FACTNUM.
- 55. A data byte at location STATUS controls the calling of four subroutines. If bit 7 is set, ROUT1 is called. If bit 5 is clear, ROUT2 is called. ROUT3 is called when bits 2 and 3 are high, and ROUT4 is called if bit 0 is clear and bit 1 is set. These conditions may all exist at one time, so prioritize the routines in this way: ROUT1, ROUT3, ROUT2, and ROUT4.
- 56. Write a routine to swap nibbles in a byte operand. For example, bits 0-3 trade places with bits 4-7 in register D0.
- 57. Repeat Question 56, except now swap the two lower bytes of D0.
- **58.** Use MULU and multiprecision addition to perform a 32- by 32-bit multiply. The numbers to be multiplied are in D0 and D1.
- **59.** Write a subroutine that will increment the BCD values stored in COUNT and reset it to zero whenever it reaches 60 BCD.
- **60.** Assume that the ERROR subroutine in the calculator control program displays only an error message. What instructions are needed to wait for the CLEAR button to be pushed?

# CHAPTER

# 4

# **Exception Processing**

# Objectives

In this chapter you will learn about:

- The three processing states: normal, halted, and exception
- The differences between user and supervisor states
- Methods used to change the privilege state
- Exception processing procedures
- The vector address table
- Multiple exceptions and exception priorities
- Special exceptions such as reset, bus and address error, and trace
- The general requirements of all exception handlers

# 4.1 INTRODUCTION

The 68000 microprocessor provides a very flexible method for recovering from what are known as *catastrophic* system faults. Through the same mechanism, external and internal interrupts may be handled and other events not normally associated with program execution may be taken care of. The method that does all of this for us is the 68000's *exception handler*. In this chapter we will see that there are many kinds of exceptions. Some of these deal with issues that have always plagued programmers (such as the divide-by-zero operation), while still others may be defined by the programmer. The emphasis in this chapter is on the definition of the numerous exceptions available. Actual programming examples designed to handle exceptions will be covered in the next chapter.

Section 4.2 discusses the different states of execution in the 68000. Section 4.3 explains the difference between the user and supervisor states. Section 4.4 shows how the 68000 may be switched from user to supervisor and back and the events that might cause this to happen during normal program execution. Section 4.5 explains how exception processing works, and what is required by the programmer for correct handling of exceptions. Multiple exceptions are dealt with in Section 4.6. Section 4.7 deals with important, built-in exceptions such as reset, trace, and bus error, as well as the interrupt handling exceptions. Section 4.8 discusses exception handlers and methods of preserving registers during exception processing.

# 4.2 EXECUTION STATES

The 68000 is always functioning in one of three states: normal, halted, or exception. When in the normal processing state, the 68000 is executing instructions that may be part of a user program. When in the halted state, the processor is not executing any instructions. The processor may have entered this state due to some kind of catastrophic system failure (such as a double bus fault or some kind of external hardware failure), or for reasons determined by the user (the HALT line may have been asserted via external hardware). The third state is the exception state, where the 68000 handles (processes) all exceptions. An exception may be loosely thought of as an interrupt, but we will see that this definition does not do justice to the entire range of exceptions and their use.

It is possible for the 68000 to enter the exception processing state, execute some instructions, and then return to the normal execution state. It is also possible for the 68000 to enter the halted state from the exception state, if the conditions are correct. Figure 4.1 shows an example of a divide-by-zero exception encountered during normal program execution. In this example, the DIVU instruction in the user program caused the exception.

The exception state provides a method of saving the current processor **context** whenever exception handling is called for. The context of the processor, at any instant of time, is the state of all internal flags, together with the contents of all CPU registers, including the program counter. Knowing all of these values, and being able to copy them into memory for safekeeping (usually via a software stack), provides us with a snapshot of exactly what the processor was doing when the exception occurred. Thus, reloading the processor's context at the end of exception handling enables us to continue processing right where we left off.

#### 4.3 PRIVILEGE STATES

Associated with the three processing states are two privilege states: user and supervisor. These two states are provided so that designers of operating sys-





FIGURE 4.1 An exception occurring during normal program execution

tems, or other complex programs that deal with user programs, may enjoy some sense of security. This is accomplished by making certain instructions *privileged*. A privileged instruction may execute only in the supervisor state. Thus, if user programs are forced to execute in the user state, their access to the processor's instruction set is limited, and there is less chance that they might upset some important code in memory by writing over or changing it. Furthermore, we can design memory circuitry that distinguishes between user and supervisor accesses, and restrict certain memory accesses if we so desire. The 68000 uses a single bit in its status register to determine the privilege state.

In Figure 4.2 we see how the processor's status register is organized. Bit 13 is the S bit, which is used to determine the type of privilege: user or supervisor. If this bit is a 0, the processor executes instructions in the user state, the lower state of privilege. If the S bit is a 1, the 68000 executes instructions in the supervisor state, the higher state of privilege. It is very difficult for a program executing in the user state to change the S bit. The trace bit, bit 15, and the interrupt mask bits,  $I_0$  through  $I_2$  (bits 8, 9, and 10), also play an important role in certain exceptions. These bits will be covered later in this chapter. For now, we will concern ourselves with the privileged instructions of the supervisor state. The actual instructions that are restricted from execution when in the user state are the following:

STOP RESET RTE MOVE to SR AND immediate to SR



T: Trace mode
S: Supervisor state
I <sub>2</sub> -I <sub>0</sub> : Interrupt mask

Condition codes: X: Extend N: Negative Z: Zero V: Overflow C: Carry

FIGURE 4.2 68000 status register


EOR immediate to SR OR immediate to SR MOVE USP


The STOP and RESET instructions are excluded from execution in the user state because we cannot have user programs stopping or resetting the processor at will. This would certainly cause havoc, especially if the system is set up for multiple users. The RTE instruction is excluded because *all exception processing takes place in the supervisor state*, and RTE has no meaning in the user state. The rest of the instructions that are restricted all serve to manipulate bits in the status register, and thus would provide a way to set the S bit from the user state if they were allowed.

Another difference between user and supervisor states is that they both have their own stack pointer registers. These two registers are the USP (user stack pointer) and the SSP (supervisor stack pointer). The USP is used whenever the processor is in the user state. Even if the user program uses address register A7 for stack operations, the USP is still used. The 68000 really contains two A7 registers, one for each privilege state, accessed according to the S bit in the status register. The SSP is used when the 68000 is executing instructions in the supervisor state.

As mentioned before, it is possible to restrict portions of memory via some carefully written software and some simple circuitry in the memory section. Entire blocks of code, or data, can be excluded from access when a program is in the user state. A useful application for this technique would be in an operating system environment. Important data concerning users on the system can and should be hidden from the users, to provide system security and to prevent a user from wiping out the operating system. If we use the SSP for all protected memory references, we accomplish only half our goal. There is nothing to stop the user code from accessing protected memory, unless we provide the memory circuitry with some information about the current privilege state. Example 4.1 shows one simple way this may be accomplished.

**Example 4.1:** In Figure 4.3, we see a simplified block diagram showing how access to user and supervisor memory sections is controlled via the processor's  $FC_2$  status bit.  $FC_2$  is low whenever the 68000 is in the user state and high when it is in the supervisor state. Since  $FC_2$  is not used at all in the user memory section, this memory may be accessed when the processor is in either privilege state. This is what we want to achieve, for the supervisor state should not be denied access to *any* memory in the system. On the other hand, supervisor state, thus the need for the inverter and the OR gate. The only way to enable the supervisor memory section is to output a low on the OR gate, which itself requires two low inputs, and  $FC_2$  must also be high. Of course, both memory sections must contain the required address decoding circuitry, and this material will be covered in Chapter 7.





Because we have two privilege states, we refer to memory references within the states as user state references and supervisor state references. Once again, these references may be distinguished from one another by the use of the processor's  $FC_2$  status bit.

# 4.4 CHANGING THE PRIVILEGE STATE

We saw earlier that the instructions required to change the S bit in the status register are excluded from execution in the user state. So how does one go from the user state to the supervisor state? The only way this can be done is for an exception to occur (an interrupt, an illegal instruction, the occurrence of a bus error, and so on). The first step in any exception process that the 68000 performs is to save the current contents of the status register, and then to set the S bit high, so that the processor switches to the supervisor state. Remember, all exception processing takes place in the supervisor state. If the current state is the supervisor state and a switch to the user state is needed, there are many ways the processor can make the switch. First, the execution of an RTE instruction may take us back to the user state (if that is the state in which the exception occurred). Second, we could load the status register with a new set of status bits, clearing the S bit as we do so, by using the MOVE to SR instruction. The other ways involve the use of logical instructions AND and EOR to modify bits (specifically the S bit) in the status register. Note that we cannot use the OR instruction here, since there is no way to use the OR operation to make a 0! Example 4.2 shows how the AND instruction is used to clear the S bit.

**Example 4.2:** What is the bit mask needed to clear the S bit in the status register while leaving all other bits unaffected?

**Solution:** When using the AND operation, a 0 input will always produce a 0 output, while a 1 input produces an output dependent on the other input. Thus, the binary mask needed is 1101 1111 1111 1111. The actual instruction would then be:

ANDI.W #ODFFFH,SR

Since ANDI is a privileged instruction, it may be executed only in the supervisor state.

# 4.5 EXCEPTION PROCESSING

So far we have been looking at the background information we need to be familiar with before we look into the full operation of exception processing on the 68000. We have seen that there are two important privilege states—user and supervisor—and have learned what the limitations of the user state are. We are also familiar with the status register and with how the S bit is used to control the privilege state. Let us now examine the sequence that is repeated every time an exception occurs.

# **Exception Processing Sequence**

Processing an exception usually involves these four steps:

- 1. The contents of the status register are saved and the S bit is set so that the 68000 may enter the supervisor state.
- 2. The exception vector is obtained.
- 3. The program counter and status register are saved on stack.
- 4. Execution resumes at the address specified in the exception vector.

The next four sections will expand on these steps.

#### Step 1: Adjust Status Register

A number of tasks are really performed in this step. First, a copy of the status register is made (stored for the time being inside the processor). Then the S bit is set so that the processor may enter the supervisor state. In addition, the status register's T bit (bit 15: the trace bit) is cleared. This prevents tracing from occurring during processing of the current exception. If the exception type is a reset or interrupt exception, the status register's interrupt mask bits (8–10) are also updated.

# Step 2: Get Vector Number

Exceptions are generally referred to by their vector number, an 8-bit value either determined by the processor or supplied by an external device. For most exceptions, the vector number can be determined internally by the processor. The exception vector number ranges from 0 to 255 (00 to 0FFH), and is used to point to a group of memory locations that contain the address of the routine that will handle the exception. The vector numbers are assigned as shown in Table 4.1. From Table 4.1 we see that the exception vector addresses occupy the first 1K bytes of storage in the 68000's address space (locations 000 to 3FF). Since this area of storage is reserved by the processor, we cannot use these locations for anything else. A common practice is to put EPROM memory in this space, so that the exception vector addresses are always present. All exception vector numbers except vector 0 point to a 4-byte block of memory that contains the address of the routine the processor will execute when handling the exception. Vector 0 is the reset exception and is always performed at power-up. The reset exception sequence is slightly different, in that the first 4 bytes contain the initial SSP data and the second 4 bytes contain the address of the start-up code. For this reason, we do not see vector 1 in the table.

The actual address that the processor fetches the new program counter from is easily computed by multiplying the vector number by 4.

Vector	Add	ress		
Number(s)	Dec	Hex	Space <sup>6</sup>	Assignment
0	0	000	SP	Reset: Initial SSP <sup>2</sup>
1	4	004	SP	Reset: Initial PC <sup>2</sup>
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12 <sup>1</sup>	48	030	SD	(Unassigned, Reserved)
13 <sup>1</sup>	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Format Error <sup>5</sup>
15	60	03C	SD	Uninitialized Interrupt Vector
16-23 <sup>1</sup>	64	040	SD	(Unassigned, Reserved)
	92	05C		-
24	96	060	SD	Spurious Interrupt <sup>3</sup>

TABLE 4.1 Exception vector assignments (Reprinted with permission of Motorola Inc.)

(Table continues on following page.)

**Example 4.3:** Consider the user program of Figure 4.1. The DIVU instruction references a source operand, register D5, that contains zero at execution time. This causes a divide-by-zero exception, vector 5. The address the 68000 fetches the exception handler routine address from is vector 5, times 4. Thus, address 20 (014H) must contain the program counter for the start of the divide-by-zero exception handler.

Vector	Add	ress		
Number(s)	Dec	Hex	Space <sup>6</sup>	Assignment
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors <sup>4</sup>
	188	OBC		_
48-63 <sup>1</sup>	192	0C0	SD	(Unassigned, Reserved)
	255	OFF		_
64-255	256	100	SD	User Interrupt Vectors
	1020	3FC		_

TABLE 4.1 (Continued)

 Vector numbers 12, 13, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.


Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.

- The spurious interrupt vector is taken when there is a bus error indication during interrupt processing.
- 4. TRAP #n uses vector number 32 + n.
- 5. MC68010 only. This vector is unassigned, reserved on the MC68000 and MC68008.
- 6. SP denotes supervisor program space, and SD denotes supervisor data space.

For exceptions resulting from external interrupts, the processor uses the interrupt acknowledge cycle to fetch the vector number from external circuitry, which must provide the 8-bit vector number on data lines  $D_0$  through  $D_7$ .

# Step 3: Save Processor Information

For all exceptions except reset, this step is used to save the current program counter and status register. Figure 4.4 shows how the values are saved in the stack area of memory pointed to by the SSP. The SSP is used because the



\*This will be the new SSP value.

processor has already entered the supervisor state. Remember that the SSP will decrement as we push items onto the stack. From Figure 4.4 we should be able to tell that the low word of the program counter is the first item pushed. In all exceptions, except for bus error and address error, the program counter points to the next instruction in memory that should execute when exception processing is completed. In the cases of the bus and address error exceptions, the value of the program counter is unpredictable, and even more information about the processor is saved on the stack. This information includes the first word of the aborted instruction and a record of the type of bus cycle that was attempted. This information is included to allow for some later diagnosis, via software, to determine the exact cause of the failure.

The high word of the program counter is pushed next, followed by the contents of the status register that existed *at the time the exception occurred*.

**Example 4.4:** Suppose that the SSP points to location 3FC0. If an exception occurs, the SSP is decremented and the low word of the program counter written into memory locations 3FBE and 3FBF. Then the SSP is decremented by 2, and the high word of the program counter is written to locations 3FBC and 3FBD. The SSP is decremented by 2 again and the status register written to locations 3FBA and 3FBB. 3FBA is the final value of the SSP (the new top of the system stack).

#### Step 4: Fetch New Program Counter

All exceptions perform this step the same way: The new program counter is fetched from memory locations pointed to by the exception vector, and normal processing (in the supervisor state) resumes at the new address. It is assumed that the end of the exception processing code contains the RTE instruction, so that we may get back to the task we were running before the exception occurred. The addresses for the exception handlers are stored with the high word first, followed by the low word.

**Example 4.5:** A user writes code for a divide-by-zero exception handler and places the routine at 7A238. The exception vector table must be filled in the

following way: Addresses 014 and 015 must contain 0007 (the high word of the starting address), and locations 016 and 017 must contain A238 (the low word of the starting address). Even though the 68000's address bus is only 24 bits wide, the address must occupy 32 bits in the vector table. This is accomplished by making the upper 8 bits zero.

# 4.6 MULTIPLE EXCEPTIONS

If you were standing on a street corner and noticed that, simultaneously, from one direction a runaway car was heading directly for you and from the other direction a large, snarling dog with big teeth was also running toward you, what would you do? This unfortunate situation is an example of what the processor must feel like when more than one exception occurs at the same time. For example, suppose that an interrupt request is received during execution of an instruction that is going to generate a divide-by-zero exception. Which exception gets executed first? Is one ignored? We will soon know the answers to these questions.

Table 4.2 shows the exception grouping and priorities that have been established by the designers of the 68000. Group 0 exceptions have higher priorities than those of the other two groups. Group 1 exceptions take priority over group 2 exceptions. This means that if a divide-by-zero exception were to occur at the same time as an interrupt, the interrupt exception would be processed first. Within a group, there are also levels of priorities. For example, if reset and address error exceptions occur at the same time, the reset exception is processed and the address error exception is ignored. There is a very simple reason why there are no priorities within group 2, but this is left for you to ponder as a homework problem. Before we take a look at some special exceptions in detail, let us see what happens during a multiple exception.

grouping	Group	Exception	Priority
	0	reset bus error	(highest)
		address error	(lowest)
	1	trace interrupt illegal	(highest)
		privilege	(lowest)
	2	TRAP TRAPV CHK zero divide	(all four have same priority)
		zero alvide	

TABLE 4.2	Exception	gı
and priority		

**Example 4.6:** During execution of a program, a multiple exception condition occurs when the processor receives an interrupt request during execution of an instruction in trace mode (for example, the T bit in the status register is high). In this case, the trace exception will be executed first, because it has a higher priority than the interrupt exception. While the trace exception is being handled, the processor saves the interrupt request internally. We call this a **pend-ing** request. When the trace exception finishes, the interrupt exception is finally allowed to take place. Normal program execution will resume when the interrupt handler finishes execution. Figure 4.5 illustrates this example. The interrupt occurs during execution of the EXG D0,D1 instruction.




FIGURE 4.5 A multiple exception occurring during normal execution

# 4.7 SPECIAL EXCEPTIONS

In this section we will look at some of the more important exceptions. All of these exceptions may occur normally during execution, and it is the programmer's job to fully understand them and even plan for them, so that the executing program does not fail when one of them does occur. We will cover the special exceptions in order of their appearance in the priority table (Table 4.2).

#### Reset

This exception must be generated at power-on by the system hardware. Since the values of the SSP and program counter at power-on are undefined, the reset exception loads them for us. The SSP is loaded from locations 000 through 003, and the program counter from the next four locations (the locations referenced by vectors 0 and 1). Execution begins at the address contained in the program counter. In addition, the interrupt priority mask is set to level 7 to inhibit all lower interrupts from occurring during reset, and the status register is further modified so that the processor enters the supervisor state, with tracing disabled. Note that, if a reset exception occurs at a time when *any* kind of processing is taking place, that processing is terminated and *never* resumed.

The reset exception is not generated automatically by the 68000 at poweron. The external system hardware must pull RESET and HALT to ground for at least 100 ms to initiate a reset exception.

## **Bus Error**

We have seen before that a bus error is one type of exception that pushes more than the standard information about the processor onto the supervisor stack. This extra information is required, since the processor was not able to completely finish its current bus cycle. It is the job of the external hardware to detect the bus error and to inform the processor about it by activating the BERR line (see Chapter 6). Since bus errors are random by nature (we never know when one might show up), there is no surefire way for the processor to determine where to resume execution when bus error exception processing is completed. Therefore, the programmer must include the necessary code for determining what to do after a bus error has occurred.

Furthermore, if a second bus error occurs while the 68000 is involved in exception processing for an initial bus error, we refer to this condition as a **double bus fault**. In this case, the processor stops all exception and enters the halt mode, where only a reset exception may be used to restart the processor. This is done to prevent runaway processors from destroying the contents of memory, possibly by writing bad data into it. It is not difficult to imagine the runaway processor getting stuck in a loop that constantly writes to memory.

Double bus faults are also caused by bus errors occurring during address error or reset exception processing.

### Address Error

Address errors occur whenever the processor tries to fetch data (be it program data or an instruction) longer than 1 byte in length from an odd addressed memory location. For example, an address error occurs if the 68000 tries to read a word (2 bytes) from an odd location. Once the address error is initiated, the current bus cycle is terminated and address error exception processing takes over. Once again, if any group 0 exception, except for reset, occurs when the address error exception is being processed, a double bus fault occurs and the processor halts.

#### Trace


The 68000 provides a very useful way for the programmer to debug new software. It is possible, by setting the trace bit in the status register, to generate a trace exception at the end of *every* instruction that is executed. A clever programmer will then write code that allows the trace exception to provide information about the processor address and data registers and condition codes as each instruction executes.


Some instructions, such as illegal and privileged instructions, disable the trace facility. All group 0 exceptions disable the trace facility, too. Otherwise, the trace exception follows the priority scheme within group 1, meaning that if a trace exception is called for and an interrupt has been received, the trace exception is processed first, followed by the interrupt exception. We should remember here that tracing is disabled during *all* exception processing, to avoid cluttering up the supervisor stack.

#### Interrupts

The 68000 provides seven levels of external interrupts. Level 7 is referred to as a **nonmaskable** interrupt, because it cannot be masked out via the interrupt priority mask in the status register. Normally, the priority mask is set to a certain interrupt level, say level 4, to disable priority interrupts (levels 1-4) from occurring. Of course, the level is set by the programmer to satisfy program constraints. Level 0 is a noninterrupt condition, meaning that no interrupt is requested, and also has the lowest priority. Level 7 has the highest priority among the external interrupts.

When external logic indicates an interrupt request, the processor treats it as a pending interrupt, and will not act on the request until the end of the current instruction. Then the processor will compare the pending interrupt priority with that of the priority mask in the status register, and unless the pending interrupt level is of a higher priority than the priority mask, the interrupt is ignored. The circuit in Figure 4.6 shows one way seven different devices may request interrupts. In this figure a 74LS148 priority encoder is used to generate the proper levels for the  $\overline{IPL}$  lines. The LS148 has eight inputs, all normally high, and three outputs, which are also normally high due to the pull-up resistor on input 0. As an example, imagine that  $\overline{INT}_7$  is pulled





low. This causes the 74LS148 to encode this into three low levels on outputs  $A_2$  through  $A_0$  (the 3-bit 1s complement of 7, the input that is now activated). This in turn causes the 68000 to register a level-7 interrupt request. When more than seven interrupt lines are needed, the 74LS148s may be daisy chained together (via control inputs and outputs), but the designer is limited to a maximum number of 192 external interrupts. Remember from Table 4.1 that there are a number of reserved exceptions—63 in fact—that keep us from using all 255 available interrupt vectors externally.

When we use an external interrupt, the vector table address will be generated in one of two ways. Examine Figure 4.7 for a moment, and notice how the 68000 communicates with its external interrupt circuitry. The sequence of events that take place when an external device requests an interrupt is lengthy. Initially, the interrupt logic responds to the interrupting device by generating a priority level for it and placing this 3-bit code on the 68000's IPL inputs. The processor will recognize the pending interrupt request but will not act on it until it completes execution of the current instruction. Then the processor will enter an interrupt acknowledge bus cycle. The external interrupt logic recognizes the interrupt acknowledge bus cycle by monitoring the function code outputs. At the beginning of the interrupt acknowledge cycle, the processor will output a zero on  $\overline{AS}$  and  $\overline{LDS}$ , a high level on  $R/\overline{W}$ , and the requested interrupt level on address lines  $A_3$  through  $A_1$ . At this time, the external interrupt logic may do one of two things. It may supply the vector number to the 68000, or it may request an **autovector**. To supply the vector number, the interrupt logic must place the 8-bit vector number on data lines D7 through D0 and pull DTACK low. The 68000 will monitor DTACK and load the supplied vector number accordingly. If the interrupt logic instead requires that the 68000 use an autovector, it will pull VPA low instead of DTACK.




FIGURE 4.7 External interrupt circuitry block diagram

When the 68000 sees  $\overline{\text{VPA}}$  go low, it will generate its own vector, based on the interrupt level first supplied to the  $\overline{\text{IPL}}$  inputs. The autovectors occupy locations 064 through 07F in the vector address table (see Table 4.1). Autovectoring should be used whenever the external hardware requires only a few interrupts (or a maximum of 7).

If the external logic does not respond with either  $\overline{\text{DTACK}}$  or  $\overline{\text{VPA}}$ , but instead indicates a bus error, this indicates that a **spurious** interrupt has occurred, and the 68000 will use vector 24 as it begins exception processing.


If more than seven levels of external interrupts are needed, autovectoring cannot be used. Figure 4.8 gives an example of how 16 external interrupts might be generated. This circuit employs two 74LS148 priority encoders. Each encoder handles eight interrupt lines. You may wish to refer to the truth table for the LS148 before continuing. The  $\overline{\text{EI}}$  (input enable) of the upper 74LS148 is grounded, so that  $\overline{\text{INT}}_{15}$  through  $\overline{\text{INT}}_8$  will always be recognized.  $\overline{\text{EO}}$  (enable output) of the upper 74LS148 controls the lower priority encoder. If none of the upper interrupt lines are active,  $\overline{\text{EO}}$  will be low, enabling the lower priority encoder to respond to  $\overline{\text{INT}}_7$  through  $\overline{\text{INT}}_0$ . Thus  $\overline{\text{EI}}$  and  $\overline{\text{EO}}$  provide a method for prioritizing all 16 inputs.


If none of the interrupt lines are active (for example, they are all high), the  $\overline{GS}$  outputs of both encoders will be high. This has the effect of placing a level 0 request on the  $\overline{IPL}$  inputs of the processor. This represents a noninterrupt condition. If any of the INT lines go low, one of the  $\overline{GS}$  outputs will go low also, which generates a level-7 interrupt request. When either  $\overline{GS}$  outputs goes low, the  $A_2$  through  $A_0$  outputs of the priority encoder represent the encoded number of the activated input. These three outputs, together with  $\overline{EO}$ , are combined to form a true 4-bit code that represents the number of the INT line that requested service. This code is latched by the 74LS374 octal D-type flip-flop. When the 68000 enters the interrupt acknowledge cycle, the INTACK signal will go low. This causes two things to happen. The 74LS374, previously tristated, now places the vector number on the data bus. In addition,  $\overline{DTACK}$  is asserted. When the processor completes the interrupt acknowledge cycle,  $\overline{AS}$  will go high, the function code outputs will change, and  $\overline{INTACK}$  will return to a high state, tristating the LS374 and removing  $\overline{DTACK}$ .

This circuit can be further analyzed and improved, and these exercises are left for you to do as homework.

#### Illegal Instructions

The 68000 provides for detection of illegal instructions encountered during program execution. An illegal instruction is any code read from memory, during an instruction fetch, that does not match the bit patterns of any of the predefined opcodes in the 68000's instruction set. When an illegal instruction is encountered, exception processing begins at the address contained in vector 4, locations 010 through 013 (see Table 4.1). Illegal instructions may be encountered if the processor does an instruction fetch from a data area, or if the processor begins a fetch at an undefined address.





Three opcodes are reserved and will generate an illegal instruction exception if encountered. They are 4AFA, 4AFB, and 4AFC. Only 4AFC should be used by the programmer (via the ILLEGAL instruction), because the first two are reserved by Motorola.

#### **Unimplemented Instructions**

Unimplemented instructions are not illegal instructions. Instead, they are provided to give Motorola and the user a chance to enhance the instruction set of the 68000, by adding custom (or additional) instructions at a later time. All unimplemented instructions begin with either A or F. F345, A200, FF5C, and AB00 are all examples of valid unimplemented instructions. They must contain A or F in their upper nibble.

When either of these types is encountered, exception processing will begin. If the unimplemented instruction begins with A, exception vector 10 is used. If it begins with F, exception vector 11 is used. Any instruction not beginning with A or F, and also not contained in the instruction set, is an illegal instruction. See Table 4.1 for the vector addresses.

#### **Privilege Violation**

We saw in Table 4.1 that there are a number of instructions that the 68000 considers to be privileged. STOP, RESET, RTE, ANDI to SR, and others may only execute in the supervisor state. Any attempt to use these instructions from the user state results in a privilege violation exception. The 68000 will use vector 8 to process this error condition. This exception is very valuable for a programmer involved in the creation of an operating system, where strict lines must be drawn between users and **superusers**, special users that contain privileges that other users do not have. If a method did not exist for separating these two kinds of users, the operating system would have a very low level of security.

#### Trap

The TRAP instruction may be used by the programmer to generate exceptions from *within* a program. A common term for these types of exceptions is the **software interrupt** or **supervisor call**. The TRAP instruction gives us a method to enter the supervisor state through a process under our control. Since TRAP is similar in operation to an interrupt, we apply the nonmaskable term to it, because there is no way to disallow a TRAP from occurring when it is encountered.

The form of the TRAP instruction is:

TRAP #vector

where "vector" is a value from 0 to 15. Thus, there are only 16 allowable TRAPs. Each TRAP causes the 68000 to generate a unique address within the

vector address table (Table 4.1). TRAP #0 causes the CPU to vector to the address contained in memory locations 080 through 083. Likewise, TRAP #15 causes a vector to the address contained in locations 0BC through 0BF. Figure 4.9 shows how these addresses may be computed from the TRAP vector number. The actual vector numbers for the TRAP instructions (per Table 4.1) range from 32 to 47.

Being able to compute the table addresses in this fashion may save you work someday when you are writing a 68000 program of your own. If you do not have a reference that supplies all vector table addresses, but can remember the pattern of bits in Figure 4.9, calculating the vector table address should be no problem. A direct application of this technique is in the creation of assemblers, which must somehow generate unique codes from simple input data, such as the 0 to 15 vector number. Further examination of Figure 4.9 shows that the starting address of any TRAP vector is equal to 80H plus 4 times the vector number.

TRAPs work like any other kind of exception. The program counter and status register contents are saved on the supervisor stack, and the 68000 continues execution at the address supplied by the vector address table.

#### TRAPV


This instruction is similar to the TRAP instruction, except that TRAPV does not require an operand field and will generate an exception only if the overflow (V) flag is set. If an exception is generated, the 68000 will continue with execution at the address specified in locations 01C through 01F. If the V bit is not set, TRAPV will not initiate exception processing, and execution will continue at the next instruction in the program.

TRAPV is very useful in routines that crunch numbers. For example, following every ADD instruction with a TRAPV will ensure that any out-ofbound sums will be identified.

# CHK

This instruction is used to check the value in a data register to see if it is within a certain range. Only the lower word of the data register is checked. The upper limit of the range is specified in the operand field of the instruction. The lower limit is always 0. CHK will initiate exception processing if the register contents do not fall within the specified range (because it is either

FIGURE 4.9 Calculating the vector table address from the TRAP vector number



 $V_3, V_2, V_1, V_0$  specify the vector number (0-0000 to 15-1111) negative or greater than the upper limit). If exception processing is called for, the 68000 will use vector 6; thus the CHK service routine address should be stored at locations 018 through 01B. An example of using CHK follows.

**Example 4.7:** During execution of a program, CHK #300H,D6 is encountered. Register D6 contains the value 4E3001F7. Since the lower word of D6 (01F7) does not exceed 0300, no exception processing is initiated.

#### Divide-by-Zero

Even the best programmers cannot foresee all occurrences of errors in their programs, or test a working version of the program with all possible input data conditions. The divide-by-zero exception is therefore a useful tool to help the programmer deal with future events that may supply bad data. DIVU and DIVS are the only two instructions that may cause a divide-by-zero exception. In both cases, the instructions will examine the contents of the source operand and initiate the exception if the source operand is zero. Locations 014 through 017 in the vector address table (vector 5) must contain the address of the exception handler.

# 4.8 EXCEPTION HANDLERS

The exception handler is the actual section of code that takes care of processing a specific exception when it is encountered. The exception handler for a divideby-zero exception would then be drastically different from a handler written to process a privilege violation, or another that handles a level-5 interrupt.

Even though these handlers are written to accomplish different goals, there are portions of each that, for the sake of good programming, look and operate the same. Recall that any time an exception occurs, the 68000 enters the supervisor state, and pushes the program counter and status register onto the supervisor stack, before vectoring to the address of the exception handler. Clearly, we must see that the exception handler will change the contents of various data or address registers while it is processing the exception. Since we desire to return to the same point in our program where we left off before the exception occurred and resume processing, we insist that all prior conditions exist upon return. This means that we must return from the exception with the state of all data and address registers preserved. It is now the responsibility of the exception handler to preserve the state of any registers that it alters. Figure 4.10 shows how this is done. In this example, TRAPV causes an exception. The first thing the exception handler does is save the data and address registers on the stack. These registers may be saved individually, using an instruction like

MOVE.L D3,-(A7)




FIGURE 4.10 Storing environment during exception processing

or all data and address registers except for A7 may be saved at the same time, with the instruction

MOVEM.L D0-D7/A0-A6,-(A7)

which performs 15 pushes onto the supervisor stack. We do not bother to save A7 because it is designed to be used as a stack pointer. Using it as a general-purpose register automatically lowers the performance of your software.

When the body of the exception handler finishes, it is necessary to reload the registers that were saved at the beginning of the routine. Again, this may be done singly, with

MOVE.L (A7)+,D3

or all at once, with

MOVEM.L (A7)+, D0-D7/A0-A6

as you so desire. Saving all registers is preferable, and will save you much heartache in the future, when you find that saving one or two registers was insufficient as the needs of the routine became more complex.

**Example 4.8:** A 60-Hz clock is connected to circuitry that generates a level-2 interrupt with each pulse. An exception handler for this interrupt must be written to call the subroutine ONESEC whenever 60 interrupts have been received. The handler shown here is one possible solution:

LEVEL2	MOVEM.L	DO - D7 / AO - A6, - (A7)
	MOVE.B	COUNT, DO
	SUBI.B	#1,D0
	BNE	NEXT
	BSR	ONESEC
	MOVE.B	#60,D0

```
NEXT MOVE.B DO,COUNT
MOVEM.L (A7)+,DO-D7/AO-A6
RTE
```

A few points deserve mention. First, notice that *all* processor registers are saved at the beginning of the handler. Why is this necessary if the only register modified is D0? The answer has to do with ONESEC. We will call this routine once every second. With no information about what registers are used by ONESEC we must assume that all registers have the possibility of being modified.

Also, we must use RTE at the end of the handler (instead of RTS) since the routine is servicing an interrupt.

# 4.9 SUMMARY

We have seen that there are three processing states in the 68000: normal, halted, and exception. In addition, the 68000 supports two privilege states use and supervisor—with all exception processing being done in the supervisor state. Some instructions are privileged and may only be executed in the supervisor state. Any attempt to utilize them while in the user state results in a privilege violation. Furthermore, the only way to go from the user state to the supervisor state is through exception processing.

We also saw that there is a fixed process used by the 68000 to implement an exception. The CPU enters the supervisor state (by setting the S bit in the status register), saves the current program counter and status register on the supervisor stack, and loads the exception routine address from a special vector address table. The vector address table occupies locations 000 through 3FF in memory and contains pairs of words that represent execution addresses for the 255 allowable exceptions. The vector number used to calculate the vector table address may be internally generated by the 68000, or may be supplied by external hardware during an interrupt acknowledge cycle. The 68000 supports seven levels of external, prioritized interrupts.

Exceptions are either caused by an external hardware failure, by an external hardware request, or through software. The software exceptions may be generated intentionally by the user, or by accident, via a run-time error (such as division by zero). All exceptions (except for reset and double bus faults) allow the program to resume execution where it was interrupted.

# STUDY QUESTIONS

- What is the processor's context? Why is it important to save the context during exception processing?
- 2. How does the 68000 prevent a user program from entering the supervisor state, by any method other than exception processing?

- 3. Explain what happens if the 68000 encounters the STOP instruction while in the user state.
- 4. Explain the different uses of address register A7 in both user and supervisor states.
- 5. How is  $FC_2$  used to distinguish between the user and supervisor states?
- 6. Why must an exception handler terminate with an RTE instruction? What kinds of stack problems would occur if RTS was used instead?
- 7. In Example 4.2, an ANDI instruction was used to clear the S bit and thus select the user state. Modify the operand so that the trace bit is also cleared.
- 8. How may the status register be changed so that the processor goes from the supervisor state to the user state, with no other bits affected, if an EORI to SR instruction is used? Show the exact instruction needed.
- 9. Show the memory locations that are altered, and the new data in them, if exception processing begins with the following register values: SSP = 0081FA, PC = 002578, SR = 0314.
- 10. Why are there only 255 exception vectors, and not 256?
- 11. From what locations will the exception routine address be fetched from, if vector 70 is used?
- 12. Figure 4.11 shows the contents of a few locations within the vector table address space. What will the new program counter be when a TRAP #3 exception occurs?
- 13. Why is there no need for a priority scheme within group 2 (see Table 4.2)?
- 14. What happens if an external interrupt arrives during execution of a TRAP instruction?
- **15.** Assume that each exception handler implemented in a particular system saves all data registers and all address registers (except for A7). How many levels of nested exceptions are possible with a stack size of 1024 words?
- 16. How is the trace exception useful for examining the operation of a program?
- 17. What hardware event signals a bus error condition?
- 18. What happens if a bus error is followed by an address error?
- 19. During an interrupt acknowledge cycle the value 7C is placed on  $D_0-D_7$ . From what locations does the processor fetch the exception routine starting address?
- 20. What autovector is used if the IPL inputs are at 101?

For Question 4.11

FIGURE 4.11

- **21.** Design a prioritized interrupt circuit that has two inputs:  $\overline{INT}_a$  and  $\overline{INT}_b$ .  $\overline{INT}_a$  has higher priority and should generate a level-6 interrupt when active.  $\overline{INT}_b$  should generate a level-3 interrupt.
- 22. Refer to Figure 4.8. What vector number is supplied to the 68000 if  $\overline{INT}_{14}$  is active? Repeat if  $\overline{INT}_2$  is active.
- 23. What vector number is generated if  $\overline{INT}_{10}$  and  $\overline{INT}_{6}$  are active at the same time, in the circuit of Figure 4.8?
- 24. What happens if the 68000 encounters the opcode 4AFC during an instruction fetch? What happens if A300 is encountered?

08A	518B
08C	002A
08E	639C
090	0047

- 25. The status register contains the value 0C in the user byte. Will TRAPV generate an exception?
- 26. Data register D2 contains the value 1FB3009A. What occurs when CHK.W #80,D2 is encountered?
- 27. An exception handler changes the values of registers D1, D4, and D5. How might a MOVEM instruction be used to save these registers?
- **28.** A divide-by-zero exception handler routine is placed at location 30A50. Show the required memory contents in the appropriate locations within the vector address table.
- **29.** Suppose that bits 10, 9, and 8 in the status register are set to 100 and a level 2 interrupt arrives. What happens?
- 30. Is an RTE needed at the end of the reset exception?
- 31. How are the lower three address lines used during an interrupt acknowledge cycle?
- **32.** What is the most probable exception generated if the 68000 is mistakenly directed to fetch an instruction from an area of stack memory?
- Design an external interrupt circuit that will bring VPA low whenever an interrupt acknowledge cycle occurs.
- 34. Repeat Question 33, but limit autovectoring to only level-4 and level-6 interrupts.
- 35. Design an external circuit that places vector 9E on the data bus during an interrupt acknowledge cycle.
- 36. Modify the design of Figure 4.8 so that vectors C0 through CF are generated.
- **37.** Write an exception handler that will add the contents of registers D0 through D6 to D7 and return the new value of D7. The exception handler should respond to TRAPV.

# CHAPTER

# 5

# An Introduction to Programming the 68000

# Objectives

In this chapter you will learn about:

- Breaking a large program down into small tasks
- Reading character strings from a keyboard
- Packing BCD digits into a byte
- Item search and lookup in a data table
- Comparison of data strings
- Sorting
- The use of condition flags to return results from a routine
- Binary and BCD math
- Number conversions
- Writing a routine to perform a complex mathematical function
- Open- and closed-loop control systems (simplified theory)
- Determining program execution time and the meaning of overhead
- Simple exception handling
- Insertion of an item into a linked list
- The operation of a queue
- The concept of multitasking
- The theory behind memory management and the need for it

#### 5.1 INTRODUCTION

Getting the most use out of your microprocessor requires expertise, both in designing the hardware around it and in writing the code that it will execute. The purpose of this chapter is to familiarize you with some of the standard programming principles as they apply to the 68000. We will limit ourselves to writing straight code in this chapter, using only the power of the 68000's instruction set. You will see that many complex tasks may be performed in this way, without the use of external peripherals, which will be covered in Chapter 9.

Section 5.2 explains how large programming jobs are broken down into smaller tasks. Section 5.3 deals with the collection of various data strings. Section 5.4 gives examples of how a data table (or array) may be searched. Section 5.5 shows how a table of numbers may be sorted. Section 5.6 covers mathematical routines capable of addition, subtraction, multiplication, and division, in both binary and BCD. Section 5.7 shows how numbers are converted from ASCII into binary and vice versa. Section 5.8 shows two examples of the 68000 in control applications. Section 5.9 discusses instruction execution times and the prediction of total execution time for a section of code. Section 5.10 explains the use of some typical exception handlers, such as divide-by-zero and illegal instruction. Sections 5.11 through 5.14 deal respectively with linked lists, queues, multitasking, and memory management—four important functions employed in major operating systems. Finally, section 5.15 explores special function keys on the calculator.

# 5.2 TACKLING A LARGE PROGRAMMING ASSIGNMENT

Writing a large, complex program from scratch is a difficult job, even for the most seasoned programmers. Even if this could be done easily, other considerations exist to complicate matters. The final program must be tested, to assure correct operation. It is a rare occurrence for a new program to work perfectly the first time.

For these reasons, a more sensible approach is to break the large program down into smaller tasks. Each task may be thought of as a subroutine, to be called, when needed, by the main program. The subroutines will each perform a single task, and thus will be easier to individually test and correct, as necessary. The technique for writing a large program in this way is often referred to as **structured programming**. We will not concern ourselves with all the details of structured programming. Instead, we will study a sample programming assignment and use the techniques previously mentioned to break the assignment down into smaller jobs.

#### The Assignment

The programming assignment is presented to us in the form of a **specification**. The specification describes the job that must be performed by the program. It also contains information concerning any input and output that may need to be performed, and sometimes a limit on the amount of time the program may take to execute.

Consider the following specification:

Specification:	Subroutine WORDCOUNT
Purpose:	To generate a data table of all different words contained in a paragraph of text, and a second data table containing the frequency of occurrence of each word.
Restrictions:	Do not distinguish between uppercase and lowercase characters. Ignore punctuation, except where it defines the end of a word. No words will appear more than 255 times.
Inputs:	A data table headed by symbol TEXT that contains the paragraph to be analyzed, represented by ASCII codes. The length of the paragraph text is undefined, but the last character in the text will always be "\$". This character will not appear anywhere else in the text.
Outputs:	A data table, headed by symbol WORDS, that contains a list of all different words encountered in the paragraph text. Each word ends with ".", and the entire table ends with "\$". A second data table, headed by symbol COUNTS, containing the frequency counts for each entry in WORDS.

There is sufficient detail in the specification for us to determine what must be done. How to do it is another matter.

# Breaking the Program Down into Modules

Once we understand what is required of the program, through information presented in the specification, the next step is to break the program down into smaller modules. This means that subroutine WORDCOUNT will actually become a main subroutine, which calls other subroutines. We must identify the other subroutines needed. This step of the process requires skill and practice. When you have given it enough thought, you might agree that these subroutines are required:

INITIALIZE	Initialize all pointers, counters, and tables needed.
GETWORD	Get the next word from the paragraph text.
LOOKUP	Search WORDS to see if it contains the present word.
INSERT	Insert new word into WORDS
MAKECOUNT	Make a new entry in COUNTS.
INCREASE	Increase frequency count in COUNTS for a word found by LOOKUP.

There may, of course, be other required routines, depending on who is writing the code. The idea is to create a subroutine to accomplish only *one* task. None of the identified routines performs more than one task.

Once the inputs and outputs for each subroutine are identified, the code can be written for each one, and the subroutines tested.

#### **Testing the Modules**

Testing of each subroutine module is done separately, through a special program called a **driver**. The driver supplies the subroutine with sample input data, and examines the subroutine's output for correctness. It is up to the programmer to select the type and quantity of the sample data.

When all modules have been tested and verified for proper operation, they can be combined into one large module—WORDCOUNT in our example—and this module can be tested also.

# Creating the Final Module

WORDCOUNT, as mentioned before, will consist of calls to the subroutines identified in the section on breaking the program down into modules. **Pseudo-code**, a generic programming language, can be used to determine the structure of WORDCOUNT (and of the other subroutines as well). The following pseudocode is one way WORDCOUNT may be implemented:

```
subroutine WORDCOUNT
INITIALIZE
repeat
GETWORD
if no word found then
return
LOOKUP
if word found then
INCREASE
else
INSERT
MAKECOUNT
forever
end WORDCOUNT
```

WORDCOUNT is implemented as an infinite loop, since the length of the paragraph text is unknown. The only way out of the loop is to have GETWORD fail to find a new word in the text (that is, by reaching the "\$"). This approach satisfies another requirement of structured programming: Routines should contain one entry point and one exit point. Many of the routine examples that we will study in this chapter will be written in this fashion. It is up to the programmer how the repeat-forever and if-then-else statements are implemented.

The **if-then** statement can be coded in many different ways. The actual structure is IF <condition> THEN <action>. The *condition* must be satisfied for the *action* to take place. In the WORDCOUNT example, the first IF statement causes the subroutine to return if GETWORD did not find a new word in

the paragraph text. Let us assume that GETWORD returns a 00 in the lower byte of D5 if it did find a word, and FFH if it did not. One way to code the IF statement might look like this:

NE)

ΕI

The BSR to GETWORD will adjust the value of D5 accordingly. The CMP instruction is used to determine if D5 contains 0. If it does not, a branch to NEXT is performed. This will cause execution to continue (with a BSR to LOOKUP as the next instruction). If D5 does contain 0 the BNE will not take place and the RTS instruction will execute instead.

IF-THEN-ELSE statements are very similar, with coding like this:

	BSR	LOOKUP
	CMP.B	#0,D5
	BEQ	THENCODE
LSECODE:		

Other pseudocode structures include the REPEAT-UNTIL and WHILE-DO. The REPEAT-UNTIL structure looks like this:

> repeat <statements> until <condition>

Coding the REPEAT-UNTIL structure depends on the type of condition being tested. A sample structure and its associated code may look like this:

initialize counter to	100	MOVE.B	#100,D2
repeat			
GETDATA	AGAIN	BSR	GETDATA
PROCESSDATA		BSR	PROCESSDATA
decrement counter		SUBI.B	#1,D2
until counter = 0		BNE	AGAIN

One important point about using loop counters is that the loop-count register (D2 in this example) must not be altered during execution of the statements within the loop.

The WHILE-DO structure is slightly different, performing the condition test at the *beginning* of the loop instead of the end. One example of a WHILE-DO is:

```
while char <> 'A' do
<statements>
end-while
```

The corresponding machine instructions for this loop might look like this:

```
WHILE CMP.B 'A',D1
BEQ NEXT
<loop instructions>
BRA WHILE
NEXT ---
```

Here it is important to modify the loop variable (D1 in this case) somewhere within the loop, to avoid getting stuck inside it.

Remember that there are no fixed methods for converting pseudocode into machine instructions. Use your imagination and come up with your own techniques.

#### 5.3 DATA GATHERING

When a microprocessor is used in a control application, one of its most important tasks is to gather data from the external process. This data may be composed of inputs from different types of sensors, parallel or serial information transmitted to the system from a separate source, or simply keystrokes from the user's keyboard.

Usually a section of memory is set aside for the storage of the accumulated data, so the processor can alter or examine it at a later time. The rate at which new data arrives, as in keystrokes from a keyboard, may be very slow, with a new item arriving every few milliseconds or so. When the data rate is slow, the processor will waste valuable execution time waiting for the next new data item. Therefore, an efficient solution is to store the data as it arrives, and only process it when all items have been stored. We will examine two examples of gathering data in this section. The first one deals with keyboard buffering and the second with packing BCD numbers.

#### The Keyboard Buffer

One of the first things anyone involved with computers learns is that nothing happens until you hit *return*. All keystrokes up to return must be saved for processing after return is hit. The subroutine presented here, KEYBUFF, is used to store these keystrokes in a buffer until return is hit. The processor will then be free to examine the contents of the keyboard buffer at a later time. KEYBUFF makes use of a subroutine called GETKEY, which is used to get a keystroke from the keyboard. The ASCII code for the key is returned by GET-KEY in the lower byte of D0. GETKEY takes care of echoing the key back to the user's display. It is not necessary at this time to see the actual code for GETKEY, but an important point to keep in mind is that GETKEY will not return a value in D0 until a key is struck.

The ASCII codes for the keys entered are saved in a buffer called KEYS, which is limited to 128 characters. No code is provided to prevent more than this number of keystrokes. Can you imagine what problems occur when the 129th key is entered?

CR	EQU	0DH	;ASCII code for return
KEYS	BLOCK	128	;key buffer
KEYBUFF NEXTKEY	MOVEA.L BSR MOVE.B CMPI.B	#KEYS,A0 GETKEY D0,(A0)+ #CR,D0	;AO points to start of buffer ;get key from user ;save key in buffer ;continue until return is seen

BNE NEXTKEY RTS

An important feature missing in this example is the use of special codes for editing. No means are provided for editing mistaken keys entered by the user. At the very least, the user should be able to enter a backspace to correct a previous error. You are encouraged to solve this problem, and the other one dealing with limiting the number of keystrokes, yourself.

#### Packing BCD Numbers

Any program that deals with numbers must use one of two approaches to numeric processing. The program must either treat the numbers as binary values or as BCD values. The use of binary operations provides for large numbers with a small number of bits (integers over 16 million can be represented with only 24 bits), but is limited in accuracy when it comes to dealing with fractions. The use of BCD provides for greater accuracy but requires software to support the mathematical routines, and this software greatly increases the execution time required to get a result. Even so, BCD numbers have found many uses, especially in smaller computing systems. The example we will study here is used to accept a multidigit BCD number from a keyboard and store it in a buffer called BCDNUM. The trick is to take the ASCII codes that represent the numbers 0 through 9 and convert them into BCD numbers. Two BCD numbers at a time are packed into a byte. So, if the user enters 53297, three of the bytes in BCDNUM will be 05 32 97. BCDNUM will be limited to 6 bytes, thus making 12-digit BCD numbers possible. The subroutine PACK-BCD will take care of packing the received BCD numbers into bytes and storing them in BCDNUM. No error checking is provided to ensure that no more than 12 digits are entered, or that the user has entered a valid digit. If the number entered is less than 12 digits long, the user enters return to complete the entry. All numbers will be right justified when saved in BCDNUM. This means that numbers less than 12 digits long will be filled with leading zeros. For example, 53297 will become 00 00 00 05 32 97, with the first 00 byte being the beginning of the buffer.

CR BCDNUM	EQU BLOCK	0DH 6	;storage for 12 BCD digits
PACKBCD	MOVEA.L MOVEQ	#BCDNUM, AO #5,D0	;point to beginning of buffer ;init loop counter
CLEARBUFF	CLR.B DBF	(AO)+ DO,CLEARBUFF	;clear all bytes in BCDNUM ;with this loop
GETDIGIT	BSR CMPI.B BEQ	GETKEY #CR,DO DONE	;get a number from the user ;done?
	SUB.B	#30H,D0	;remove ASCII bias
	MOVE.B	D0,D1	;save first digit
	BSR CMRT R	GETKEY	;get another number
	CMPI.B BEQ	#CR,DO SAVEIT	;done?

	SUB.B ASL.B OR.B MOVE.B BRA	#30H,D0 #4,D1 D0,D1 D1,-(A0) GETDIGIT	;remove ASCII bias ;move BCD digit into upper nibble ;pack both digits into Dl ;save digits in buffer
SAVEIT DONE	MOVE.B RTS	D1,-(A0)	;save last digit in buffer

The loop at the beginning of PACKBCD writes zeros into all 6 bytes of BCDNUM. This is done to automatically place all leading zeros into the buffer before any digits are accepted. Notice also that A0 has been advanced to the end of the buffer when the loop has finished. We need A0 to start at the end of BCDNUM because we use predecrement addressing to store the digits as they are entered. GETKEY is used to get a BCD number from the user (assuming that no invalid digits are entered). Subtracting 30H from the ASCII values returned by GETKEY converts the ASCII character code (35H for "5") into the correct BCD value. The ASL and OR instructions perform the packing of two BCD digits into a single byte. Can you spot the changes made to the BCD number as it is stored?

# 5.4 SEARCHING DATA TABLES

In this section we will see a few examples of how a block of data may be searched for single or multibyte items. This technique is a valuable tool and has many applications. In a large database, information about many individuals may be stored. Their name, address, social security number, phone number, and many other items of importance may be saved. Finding out if a person is in the database by searching for any of the items just mentioned requires an extensive search of the database. In an operating system, information about users may be stored in a special access table. Their user name, account number, and password might be included in this table. When users desire to gain access to the system, their entries in the table must be located by account number or name and their passwords checked and verified. Once on the system, a user will begin entering commands. The commands entered must be checked against an internal list to see if they exist before processing can take place. In a word processing program, a special feature might exist that allows a search of the entire document for a desired string. Every occurrence of this string must be replaced by a second string. For example, the author may notice that every occurrence of "apples" must be changed to "oranges." If only one or two of these strings exist, the author will edit them accordingly. But if "apples" occurs in 50 different places, it becomes very time consuming and inefficient to do this manually. Let us now look at a few examples of how a data table may be searched.

#### Searching for a Single Item

The first search technique we will examine involves searching for a single item. This item might be a byte, word, or long word value. The following subroutine searches a 100-element data table for a particular byte value. Upon entry to the subroutine, the byte to be searched for is stored in ITEM. The item may or may not exist within the data table. To account for these two conditions, we will need to return an indication of the result of the search. The carry flag is used to do this. If the search is successful, we will return with the carry flag set. If the search fails, we return with the carry flag cleared.

DATA ITEM	BLOCK BLOCK	100 1	
•			
FINDBYTE	MOVEA.L MOVE.W MOVE.B	#DATA,AO #99,D0 ITEM.D1	;init data pointer ;init loop counter ;load Dl with search item
COMPARE	CMP.B BEQ	(AO) + ,Dl FOUND	; compare item with data in table
	DBF	DO, COMPARE	;compare next item
	ANDI RTS	#OFEH,CCR	;clear carry flag
FOUND	ORI RTS	#01H,CCR	;set carry flag

Notice how logical operations have been used to directly modify the carry flag, depending on the results of the search. Using the carry flag in this manner allows the programmer to write much simpler code. For example, only two instructions are needed to determine the result of the search:

BSR	FINDBYTE
BCS	SUCCESS

Of course, other techniques may be used to indicate the results. The nice thing about using the flags is that they require no external storage and can be used whenever a binary condition (true/false) is the result.

## Searching for the Highest Integer

When working with data it often becomes necessary to find the largest value in a given set of numbers. This is useful in finding the range of the given set and also has an application in sorting. MAXVAL is a subroutine that will search an array called NUMBERS for the largest positive byte integer. No negative numbers are allowed at this time. The result of the search is passed back to the caller in the lower byte of D4.

```
NUMBERS BLOCK
                 128
MAXVAL.
        MOVEA.L #NUMBERS.A2
                                    ; init data pointer
        CLR.B
                 D4
                                     ;assume 0 is largest to begin with
        MOVE.W #127,D2
                                     :init loop counter
CHECKIT CMP.B
                 (A2) + .D4
                                     :compare current value with new data
                NOCHANGE
         BCC
                                     :branch if new value is not greater
         MOVE.B
                -(A2).D4
                                     :load new maximum value
         ADDA.L #1.A2
                                    ;point to next location
NOCHANGE DBF
                 D2.CHECKIT
                                     ; continue until all locations checked
         RTS
```

Since postincrement addressing is used during the compare operation, it is necessary to use predecrement addressing when loading the new maximum value. The ADDA instruction is also necessary to ensure that we do not get into an infinite loop when we encounter a new maximum value. Using BCC after the compare operation treats all bytes as unsigned integers. Other forms of the conditional branch will allow signed numbers to be detected as well.

### **Comparing Strings**

A very important part of any program that deals with input from a user involves recognizing the input data. Consider the password required by most users of large computing systems. The user must enter a correct password or be denied access to the system. Since the password may be thought of as a string of ASCII characters, some kind of string comparison operation is needed to see if the user's password matches the one expected by the system. The following subroutine compares two strings of 10 characters each, returning with the carry flag set if the strings are exactly the same. If you think of one string as the password entered by the user and the other as the password stored within the system, you will see how they are compared.

STRINGA STRINGB	ASCII ASCII	'alphabetic' 'alphabet '	
•			
CHKSTRING	MOVEA.L MOVEA.L MOVE.W	#STRINGA,AO #STRINGB,Al #9,D0	;init pointer to first string ;init pointer to second string ;init loop counter
CHECKCHAR	CMPM.B BNE DBF ORI RTS	(AO)+,(A1)+ NOMATCH DO,CHECKCHAR #01H,CCR	;compare item from each string ;even one difference causes failure ;check all elements ;strings are identical, set carry
NOMATCH	ANDI RTS	#OFEH,CCR	;strings are different, clear carry

The two strings used in the example are not identical because the last two characters are different.

### A Command Recognizer

Consider a small single-board computer system that allows you to do all of the following:

- 1. Examine/alter memory (EXAM)
- 2. Display memory (DUMP)
- **3.** Execute a program (RUN)
- 4. Terminate program execution (STOP)
- 5. Load a program into memory (LOAD)

Each of the five example commands has a specific routine address within the memory map of the system. For example, the DUMP command is processed by the code beginning at address 0004A2C. The **command recognizer** within the operating system of the small computer must recognize that the user has entered the DUMP command, and jump to address 0004A2C. This requires that both a string compare operation and a table lookup be performed. The following routine is one way this may be accomplished.

COMMANDS	ASCII ASCII ASCII ASCII LONG LONG LONG LONG	'EXAM' 'DUMP' 'RUN ' 'STOP' 'LOAD' DOEXAM DODUMP DORUN DOSTOP DOLOAD	
COMBUFF	BLOCK	4	
RECOGNIZE	MOVEA.L MOVEA.L MOVE.W MOVE.L	#COMMANDS,A0 #JUMPTABLE,A4 #4,D0 COMBUFF,D2	;point to command table ;point to routine address table ;init loop counter ;load D2 with command text
NEXTCOM	CMP.L BEQ ADDA.L DBF	(AO)+,D2 GETADDR #4,A4 DO,NEXTCOM	;compare command text ;go get jump address if match ;move to next routine address
GETADDR	JMP MOVE.L JMP	COMERROR (A4),A2 (A2)	;command not found ;load A2 with routine address ;jump to command routine

The set of valid commands begins at COMMANDS. The addresses for each command routine begin at JUMPTABLE. The command entered by the user is saved in the 4 bytes beginning at COMBUFF. The purpose of RECOGNIZE is to compare entries in COMMANDS with COMBUFF. Every time a match is not found, a pointer (A4) is advanced to point to the next routine address in JUMPTABLE. When a match is found, A4 will point to the start of the routine address saved in memory. This routine address is then loaded into A2 for use by JMP. If none of the commands match the user's, a jump is made to COMER-ROR (possibly a routine that will output an error message saying "Illegal command").

# 5.5 SORTING

It is often necessary to sort a group of data items into ascending (increasing) or descending (decreasing) order. On average, the search time for a sorted list of numbers is smaller than that of an unsorted list. Many different sorting algorithms exist, with some more efficient than others. The sorting algorithm covered here is called a *bubble sort*. A bubble sort consists of many passes over the elements being sorted, with comparisons and swaps of numbers being made during each pass. A short example will serve to introduce you to the bubblesort technique. Consider this group of numbers:

7 10 6 3 9

It is necessary to perform only four comparisons to determine the highest number in the group. We will repeatedly compare one element in the group with the next element, starting with the first. If the second element is larger than the first, the two numbers will be swapped. By this method we guarantee that after four comparisons, the largest number is at the end of the array. Check this for yourself. Initially, 7 and 10 are compared and not swapped. Then 10 and 6 are compared and swapped because 10 is greater than 6. The new array looks like this:

7 6 10 3 9

Next, 10 and 3 are compared and swapped. Then 10 and 9 are compared and swapped. At the end of the first pass, the array is:

7 6 3 9 10

It is no longer necessary to compare any of the elements in the array with the last one, since we know it to be the largest. The next pass will only compare the first four numbers, giving this array at the end of the second pass:

6 3 7 9 10

The third pass will produce:

3 6 7 9 10

and you may notice now that the array is sorted. However, this is due to the original arrangement of the numbers, and for completeness a final pass must be performed on the first two numbers. It is interesting to note that the five numbers being sorted required four passes. In general, N numbers will require N - 1 passes. The subroutine SORT presented here implements a bubble sort. D1 is used as the pass counter, registers D2 and D3 are used for swapping elements, and D4 is used as a loop counter. The number of elements to be sorted is saved as a word count in NVAL. The appropriately sized BLOCK statement is needed for VALUES, with only 16 locations reserved in this example. Also, only positive integers may be sorted (because of the use of BCC in the comparison).

VALUES NVALS	BLOCK WORD	16 16	
•			
SORT	MOVE.W	NVALS, D1	;get number of data items
DOPASS	MOVE.W	D1,D4	;init loop counter
CHECK	MOVEA.L	#VALUES,AO (AO),D2	;init data pointer ;get first element
CHECK	MOVE.B MOVE.B	(AO), D2 1(AO), D3	get second element
		- (, ,	/011

	CMP.B BCC	D2,D3 NOSWAP	;compare with second element
	MOVE.B	D2,1(A0)	;swap elements
NOSWAP	MOVE.B ADDA.L	D3,(A0) #1,A0	; point to next pair
	SUB.W	#1,D4	;decrement loop counter
	BNE SUB.W	CHECK #1.Dl	;decrement pass counter
	BNE	DOPASS	, deorement pass counter
	RTS		

By advancing A0 in steps of 1, memory references (A0) and 1(A0) always access the next two elements in the VALUES array. When it is necessary to swap them, the registers are written back into memory in a swapped fashion. The use of different conditional jump instructions will allow for negative numbers to be sorted as well.

# 5.6 COMPUTATIONAL ROUTINES

This section covers examples of how the 68000 performs standard mathematical functions. Since the processor has specific instructions for both binary and BCD operations, we will examine sample routines written around those instructions. Math processing is a major part of most high-level languages and the backbone of specialized application programs, such as spreadsheets and statistical analysis packages. Most processors, however, are limited in their ability to perform complicated math. When complex functions such as SIN(X) or LOG(Y) are needed, the programmer is faced with a very difficult task of writing the code to support them. Even after the code is written and judged to be correct, it will most likely be very lengthy and slow in execution speed. For this reason, some systems are designed with math coprocessor chips. These chips are actually microprocessors themselves whose instruction sets contain only mathematical instructions. Adding a coprocessor eliminates the need to write code to perform the math function. SIN(X) is now an instruction executed by the coprocessor. The main CPU simply reads the result from the coprocessor. The coprocessor available for the 68000 is the 68881 floating-point coprocessor, which we will examine in Chapter 9.

The examples we will see in this section deal only with addition, subtraction, multiplication, and division. We will, however, also look at a few ways these simple operations can be applied to simulate more complex ones.

### **Binary Addition**

Binary addition is accomplished with any of the following instructions: ADD, ADDI, ADDQ, or ADDX. All four perform addition on data registers and/or memory locations. To add data to an address register, use ADDA. The example presented here is used to find the signed sum of a set of data. The data consists of signed 8-bit numbers. Since it is possible for the sum to exceed 127, we use 16 bits to represent the result.

SCORES SUM	BLOCK BLOCK	200 2	
TOTAL	MOVEA.L MOVE.W CLR.W MOVE.B EXT.W ADD.W DBF MOVE.W RTS	<pre>#SCORES,A0 #199,D6 D1 (A0) +,D0 D0 D0,D1 D6,ADDEM D1,SUM</pre>	; init pointer to data ; init loop counter ; clear result ; load D0 with value ; sign extend into 16 bits ; add new value to result ; do all values ; save result in memory

Even though the data consists of signed 8-bit numbers, we can perform 16-bit additions if we first use EXT to extend the signs of the input numbers (from 8 to 16 bits).

## **Binary Subtraction**

Binary subtraction is implemented by SUB, SUBI, SUBQ, and SUBX. All of these instructions work with memory locations and/or data registers. SUBA is also included when subtraction involves an address register. The example presented here shows how two blocks of memory may be subtracted from each other. One application in which this technique is useful involves digitally encoded waveforms. Suppose that two analog signals, sampled at an identical rate, must be compared. If the difference is computed by subtracting the binary representation of each waveform and the resultant waveform displayed by sending the new data to an analog-to-digital converter, we will see a straight line at the output if the waveforms are identical. WAVE1 and WAVE2 are labels associated with the 2K word blocks of memory that must be subtracted. Because of the addressing mode used, the resulting data will overwrite the data saved in WAVE2's area.

WAVE1 WAVE2	BLOCK BLOCK	4096 4096	;reserve 2048 words of storage
SUBWAVE	MOVEA.L ADDA.L MOVEA.L ADDA.L	#WAVE1,A0 #2048,A0 #WAVE2,A1 #2048,A1	;init pointer to beginning of WAVE1 ;advance pointer to end of data table ;repeat for second table
SUBEM	MOVE.W ANDI SUBX.W	#2047,D0 #0EFH.CCR -(A0),-(A1)	;init loop counter ;clear X flag ;subtract (WAVE1-WAVE2)
	DBF RTS	DO, SUBEM	

For the subtraction to work properly, we must ensure that the X bit in the condition code register is cleared prior to each SUBX. Why does ANDI need to be inside the loop?

### **Binary Multiplication**

Two instructions are available for performing binary multiplication. MULU (unsigned multiply) is used to multiply two 16-bit operands, one of them contained in a data register. MULS (signed multiply) generates a signed result using signed operands of 16 bits each. In both cases, the result is 32 bits long. When 32-bit precision is not enough, we must turn to an alternative method to perform the math. One solution is to add a math coprocessor chip. The benefit of doing this is reflected in a decrease in time needed to perform the math. Also, many complex functions are available in the coprocessor. The disadvantage is in the added cost of the hardware. Coprocessors tend to be expensive.

If the hardware cost is excessive, the only other solution is to use software. The example presented here is used to perform 32- by 16-bit multiplication on unsigned integers. The 48-bit result represents a significant increase over the 32 bits the processor is limited to. The method used to perform the multiplication is diagrammed in Figure 5.1. The 32-bit operand is represented by two 16-bit halves, A and B. The 16-bit operand is represented by C. Multiplying B by C will yield a 32-bit result. The same is true for A and C, except that A is effectively shifted 16 bits to the left, making its actual value much larger. To accommodate this, 16 zeros are placed into the summing area in such a way that they shift the result of A times C the same number of positions to the left. This is analogous to writing down a zero during decimal multiplication by hand. The lower 16 bits of the result are the same as the lower 16 bits of the BC product. The middle 16 bits of the result are found by adding the upper 16 bits of the BC product to the lower 16 bits of the AC product. The upper 16 bits of the result equal the upper 16 bits of the AC product, plus any carryout of the middle 16 bits. In the following routine, data register D0 contains the 32-bit value we know as AB. Data register D1 contains the 16-bit multiplier C.




FIGURE 5.1 Diagram of 32- by 16-bit multiplication

LOWER MIDDLE UPPER	BLOCK BLOCK BLOCK	2	;lower 16 bits of result ;middle 16 bits of result ;upper 16 bits of result
MULTIPLY	MULU MOVE.W SWAP MULU SWAP ADD.W MOVE.W SWAP CLR.W ADDX.W	D2,LOWER D1,D3 D0,D3 D0,D3 D2 D3,D2 D2,MIDDLE D3 D2	<pre>;let D2 equal D1 (C) ;do B times C ;save partial result ;let D3 equal D1 (C) ;exchange bits 0-15 with 16-31 ;do A times C ;switch 16-bit halves of BC product ;generate middle 16 bits of result ;and save them ;get upper bits of AC product ;clear lower word of D2 ;form upper 16 bits of result ;and save them</pre>

It should be possible to relate the code of this example to Figure 5.1. Generating the individual AC and BC products is easily done via MULU. Adding the upper 16 bits of the BC product to the lower 16 bits of the AC product is accomplished by using SWAP before the ADD instruction. Any overflow out of the middle 16 bits will be placed into the X flag. This carry is then added to the upper 16 bits of the AC product to complete the operation. It is necessary to clear a data register for use with the ADDX instruction in this case, because ADDX does not support immediate data operands.

### **Binary Division**

The 68000 microprocessor supports binary division with its DIVU and DIVS (unsigned and signed division) instructions. Both instructions divide a 32-bit quantity by a 16-bit quantity. The 32-bit result is composed of a 16-bit quotient and a 16-bit remainder. When division by zero is attempted, an exception will be generated on completion of the instruction. Many applications exist for the division operation. It can be used to find averages, probabilities, factors, and many other items that are useful when we are working with sets of data. The following subroutine is used to find a factor of a given number, when supplied with another factor. For example, FACTOR will return 50 as a factor, when 6 and 300 are supplied as input (because 300 divided by 6 equals 50 exactly). FACTOR will return 0 if no factor exists (that is, 300 divided by 7 gives 42.857143, which is not an integer; thus, both numbers cannot be factors).

NUMBER	BLOCK	4	;32-bit input number
FACTOR1	BLOCK	2	;16-bit input factor
FACTOR2	BLOCK	2	;16-bit output factor
FACTOR	MOVE.L	NUMBER,DO	;load DO with number
	DIVU	FACTOR1,DO	;divide DO by input factor
	SWAP	DO	;test remainder for zero

	CMPI.W	#0,D0	
	BEQ	SAVEDO	
	CLR.L	DO	
SAVEDO	SWAP	DO	
	MOVE.W	DO, FACTOR2	
	RTS		

;branch if factor is integer ;clear entire result ;get result back ;and save it

Since the remainder appears in the upper 16 bits of D0, we use SWAP to move the remainder into the lower 16 bits for testing. It then becomes necessary to do a second SWAP, in case the result was a valid factor.

### **BCD** Addition

In the binary number system, we use 8 bits to represent integer numbers in the range 0 to 255 (00 to FF hexadecimal). When the same 8 bits are used to store a binary coded decimal (BCD) number, the range changes. Integers from 0 to 99 may now be represented, with the 10s and 1s digits using 4 bits each. If we expand this reasoning to 16 bits, we get a 0-to-65535 binary integer range, and a 0-to-9999 BCD range. Notice that the binary range has increased significantly. This is always the case and represents one of the major differences between binary and BCD numbers. Even so, we use BCD to solve a nasty problem encountered when we try to represent some numbers using binary. Consider the fractional value 0.7. It is impossible to exactly represent this number using a binary string. We end up with 0.101100110011.... The last four bits (0011) keep repeating. So, we can get very close to 0.7 this way (0.699999 . . .), but never actually get 0.7. When we use this binary representation in a calculation, we will automatically generate a roundoff error. The purpose of BCD is to eliminate the roundoff error (at the cost of a slower computational routine).

For the purposes of this discussion we will use a BCD representation that consists of 4 bytes stored in consecutive memory locations. The first byte is the most significant byte. The fourth byte is least significant. All BCD numbers stored this way (0 to 99999999) will be right justified. Examine the following two numbers and their memory representations to see what is meant by right justification:

> 34298: 00 03 42 98 7571364: 07 57 13 64

We can increase the range of numbers by adding more bytes of storage per number. Each new byte gives two additional BCD digits. Furthermore, we could also add an additional byte to store the exponent of the number. A single byte could represent exponents from 127 to -128 if we use signed binary numbers. Standards exist that define the format of a BCD number (and of binary numbers as well, for use with math coprocessors), but we will not cover them at this time.

The example presented here shows how two BCD numbers (each stored in memory at NUMA and NUMB) can be added together. The ABCD (add decimal with extend) instruction is used to perform the BCD addition. ABCD will add 2 bytes together, each containing two BCD digits. The result will also be in BCD, with the X flag containing any carryout of the most significant digit. For example, if 37 and 85 are added, X will equal 1 and the result operand will contain 22. Because we have defined the 4-byte storage array for a BCD number to be right justified, it is necessary to begin adding with the least significant byte in the array. The result is stored in NUMB, overwriting the BCD number already saved.

NUMA NUMB	BLOCK BLOCK	4 4	
ADDBCD	MOVE.W MOVEA.L ADDA.L MOVEA.L ADDA.L	#3,D0 #NUMA,A0 #4,A0 #NUMB,A1 #4,A1	;init loop counter ;init pointer to first BCD number ;and adjust pointer to LSB ;repeat for second BCD number
DECIADD	ANDI ABCD DBF RTS	#0EFH,CCR -(A0),-(A1) D0,DECIADD	;clear X flag ;decrement pointers and add decimal

Upon return from the subroutine the X flag will contain any carryout of the MSB.

## **BCD** Subtraction

BCD subtraction is implemented in much the same way as BCD addition, and the subroutine presented here uses the same 4-byte BCD number definition covered in the previous section. The difference in this routine is that the addresses of the two BCD numbers are assumed to be contained in address registers A0 and A1 upon entry. Assuming that A0 points to NUMA and A1 to NUMB, two different subtractions are possible.

AMINUSB BMINUSA	EXG MOVE.W ANDI	AO,A1 #3,DO #OEFH,CCR	;swap pointers ;init loop counter ;clear X flag
DECISUB	SBCD DBF RTS	-(A0),-(A1) D0,DECISUB	;adjust pointers and subtract decimal

Upon return, the X flag will indicate any borrow from the MSB. If X is set upon return, the result of the subtraction is negative. The result will replace the contents of NUMB when BMINUSA is the entry point to the subroutine. Entering at AMINUSB will cause the result to replace NUMA.

### **BCD Multiplication**

Since BCD multiplication is not directly implemented on the 68000, there are at least two ways it can be simulated. One method is to convert both BCD

numbers into their binary equivalents and then use MULS to find the result. Of course, the binary result will have to be converted back into BCD. A procedure to accomplish this method is as follows:

BCDMUL1	MOVEA.L		;convert first number
	BSR	TOBINARY	
	MOVE.L	D6,D0	;save it in DO
	MOVEA.L	Al, A6	;convert second number
	BSR	TOBINARY	
	MOVE.L	D6,D1	;save it in Dl
	MULS	D0,D1	;multiply numbers
	MOVE.L	D1,D6	;convert back into BCD
	BSR	TOBCD	
	RTS		


The two conversion routines, TOBINARY and TOBCD, operate as follows: TOBINARY converts the BCD number pointed to by A6 into a signed binary number and returns it in D6. TOBCD converts the signed binary number in D6 into a BCD number and saves it in memory at BCDNUM.


The advantage of BCDMUL1 is its speed of execution. Its disadvantage lies in the size of the numbers that may be multiplied. Since MULS will only multiply signed 16-bit numbers, the range of inputs is limited (32767 to -32768).

A second approach is to do all the math in BCD. This will require a number of repetitive additions to generate the answer. The need for this looping will unfortunately slow down the execution speed. This disadvantage is overcome by the ability to multiply larger numbers than BCDMUL1. BCDMUL2 will multiply two 2-digit BCD numbers stored in the lower byte of registers D0 and D1. The BCD result will be placed in D6. Further programming easily extends the input numbers into additional digits.

The multiplication performed by BCDMUL2 is detailed in Figure 5.2. As the figure shows, the product resulting from the 10s digits of the multiplier is shifted left one BCD digit, to simulate the result of multiplying by 10.

BCDMUL2	MOVE.W ANDI.W BSR	#0FH,D5	;find the ls product
	MOVE.W		;save result in D7
	MOVE.W	D1,D5	;find the 10s product
	LSR.B	. , – -	
	ANDI.W BSR		
	LSL.W	#4,D6	;multiply D6 by 10 (one-digit shift left)
	BSR	D6PLUSD7	;find final result
	RTS		
DOTIMESD5	CLR.W	D6	;init result
	BRA	NEXT	
AGAIN	ANDI		;clear X
	ABCD	D0,D6	;add to result
	BCC	NEXT	;test for 100s carry
	ADD.W	#0100H,D6	
NEXT	DBF	D5,AGAIN	
	RTS		;return result in D6
D6PLUSD7	ANDI	#OEFH, CCR	;clear X
	ABCD	D7,D6	;add lower two digits





ROR.W	#8,D6	
ROR.W	#8,D7	
ABCD	D7,D6	;add upper two digits
ROL.W	#8,D6	;correct result
RTS		

Notice how subroutines are used to make the overall process easier to code and read. Although we have not shown it in this example or in previous ones, it is assumed that a valid stack pointer has been assigned to save the subroutine return addresses.

### **BCD** Division

All of the BCD operations we have examined so far have ignored treatment of exponents. A collection of subroutines that perform BCD math must have methods of dealing with exponents or be very limited in its applications. As previously mentioned, we can add a single byte to our BCD format to include exponents in the calculations. A single byte gives a signed integer range from -128 to 127. This slightly changes the format of the BCD numbers represented, and requires **normalization** of the numbers before conversion. Normalization is necessary because we have no way of storing a decimal point within the binary data we use to represent a number. Through normalization, we end up with a standard representation by altering the mantissa and adjusting the exponent accordingly. For example, 576.4 and 5.764E2 are equal, as are 23497.28 and 2.349728E4. In these examples, both numbers have been normalized so that the first digit of the mantissa is always between 1 and 9. This method works for fractional numbers as well. Here we have 0.0035 equaling 3.5E-3. The addition of an exponent byte to our format, together with the new technique of normalization, will require that we now left justify our BCD numbers. Representing these numbers in our standard format gives

576.4: 02 57 64 00 00 23497.28: 04 23 49 72 80 0.0035: FD 35 00 00 00

where the first byte is used to represent the signed binary exponent.

Notice the 2s complement representation of the exponent -3 in the third set of data bytes.

Adding exponent capability to our BCD format complicates the routines we have already seen. The addition routine (as well as subtraction) will only give valid results when we are adding two numbers whose exponents are equal. Since this is rarely the case, we need to adjust the exponent of one number before doing the addition. For instance, if we wish to add 5027 and 394, we must first normalize both numbers:

> 5027: 03 50 27 00 00 394: 02 39 40 00 00

Because the exponents are different, we have to adjust one of the numbers to correctly add them. If we adjust the number with the higher exponent, we may lose accuracy in our answer. It is much safer to adjust the smaller number. This gives us

5027: 03 50 27 00 00 394: 03 03 94 00 00

It is clear now that BCD addition of the four trailing bytes will give the correct answer. Notice that we have not changed the value of the second number, only its representation.

BCD multiplication and division also require the use of exponents for best results. Unfortunately, it is not a simple matter of adding exponents for multiplication and subtracting them for division. Special rules are invoked when we multiply or divide two negative numbers. In any case, we must take all rules into account when writing a routine that will handle exponents. The BCD division routine presented here keeps track of exponents during its calculations. The subroutine ALIGN adjusts the dividend so that it is always 1 to 9 times greater than the divisor. ALIGN modifies the exponent of the dividend as well. Subroutine MSUB performs multiple subtractions. The number of times (0 to 9) the divisor is subtracted from the dividend is returned in the lower 4 bits of D6. Both routines utilize A0 and A1 as pointers to the memory locations containing the BCD representations of the dividend and divisor. Data register D4 accumulates the individual results from MSUB into an 8-digit BCD result. The exponent is generated by the EXPONENT subroutine, which uses the initial exponent values plus the results of ALIGN to calculate the final exponent, which is returned in the lower byte of D5.

DIVIDEND DIVISOR	BLOCK BLOCK	5 5	;reserve 5 1	bytes (one byte	for exponent)
·					
BCDDIV	MOVEA.L MOVEA.L CLR.B MOVE.W	#DIVIDEND,A0 #DIVISOR,A1 D5 #7,D0	;;	init first point init second poin clear exponent a init loop counte	ter ccumulator
DIVIDE	BSR BSR ROXL.L ANDI.B OR.B DBF BSR RTS	ALIGN MSUB #4,D4 #0FH,D6 D6,D4 D0,DIVIDE EXPONENT		align numbers perform multiple shift result one mask out result save result in D continue for mor generate final e	digit left from MSUB 4 e precision

BCDDIV does not check for division by zero, but this test could be added easily with a few instructions.

## **Deriving Other Mathematical Functions**

Once subroutines exist for performing the basic mathematical functions (addition, subtraction, multiplication, and division), they may be used to derive more complex functions. Though all forms of high-level math operations are available with the addition of a math coprocessor, there are times when we must get by without one. The examples presented here show how existing routines can be combined to simulate higher-level operations. All of the examples to be presented assume that the following multiprecision subroutines exist:

Routine	Operation
ADD	(A2) = (A0) + (A1)
SUBTRACT	(A2) = (A0) - (A1)
MULTIPLY	(A2) = (A0) * (A1)
DIVIDE	(A2) = (A0) / (A1)

In all cases, A0 and A1 point to the two input numbers upon entry to the subroutine and A2 points to the result. Thus, (A0) means the number pointed to by A0, not the contents of A0. By defining the routines in this way, we can avoid discussion about whether the numbers are binary or BCD.

The first routine examined is used to raise a number to a specified power (for example, 5 raised to the 3rd power is 125). This routine uses the binary number in D0 as the power. The number raised to this power is pointed to by A0. The final result is pointed to by A1.

POWER	BSR	COPY	;make a copy of the	input number
MAKEPOW	BSR	MULTIPLY	;compute next power	result
	EXG	A1, A2	;use result as next	input
	DBF	DO, MAKEPOW		
	RTS			

POWER is written such that the power must be 2 or more. Negative powers and powers equal to 0 or 1 are not implemented in this routine (and are left as an exercise). COPY is a subroutine that makes a copy of the input number pointed to by A0. The copied number is pointed to by A1.

The next routine is used to generate factorials. A factorial of a number (for example, 5! or 10! or 37!) is found by multiplying all integers up to and including the input number. For instance, 5! equals 1 \* 2 \* 3 \* 4 \* 5. This results in 5! equaling 120. Do a few factorial calculations yourself, and you will see that the result gets very large, very quickly! FACTORIAL will compute the factorial of the integer value stored in D0. The result is pointed to by A1.

FACTORIAL	MOVEA.L	#ONE,AO	;init counter
	MOVEA.L	#ONE,A1	;init result
NEXTNUM	BSR	MULTIPLY	;compute partial factorial
	EXG	A1, A2	;use result as next input
	BSR	INCREMENT	; increment counter
	DBF	DO, NEXTNUM	
	PTC		

INCREMENT is a subroutine that performs a specific task: Add one to the number pointed to by A0. We use INCREMENT to generate the sequence of integers that get multiplied together. The symbol ONE refers to a predefined storage area in memory that contains the value 1.

The next routine, ROOT, computes square roots. The formula, and an example of how it works, is presented in Figure 5.3. This type of formula is **iterative**. This means that we must run through the formula a number of times before getting the desired result. Notice in the figure how each new application of the square root formula brings the estimate of the answer closer to the correct value. After applying the formula only five times, we have a result that comes very close to the square root. A few more iterations will increase the accuracy of the result even more. Fewer iterations are needed when the initial estimate is close to the desired value. For instance, if the original estimate used in Figure 5.3 was 7 instead of 21, fewer iterations would have been needed to get to 6.4807. The routine presented here implements the formula of Figure 5.3.

FIGURE 5.3 Finding square roots by iteration

iteration				Find squ	$- \perp $ estimate	
			Numb	ber		
			of iterat	tions	Estimate	
			0		21	
			1		11.5	
			2		7.57608	
			3		6.55992	
			4		6.48121	
			5		6.4807	
			$(6.4807)^2 =$	41.999		
NUMBER ESTIMATE		5 5				
ROOT	MOVEA.L	#NUM	BER, AO	;input	number	
	MOVEA.L	#TWO	, Al	;prede	fined constan	
	BSR MOVEA L	#EST	)E IMATE,A3		late original estimate	estimate
	BSR	SAVE		,		
MOVE.W ITERATE MOVEA.L MOVEA.L		#NUMBER, AO		;init	loop counter	for 10 iterations
	BSR	DIVID			r / estimate	
	EXG BSR	AU, AZ ADD	A0, A2		esult in foll er / estimate	owing addition ) + estimate
	EXG	AO , A2				following division
	MOVEA.L			ontir	e formula imp	lemented now
BSR MOVEA.L BSR DBF RTS		EA.L #ESTIMATE,A3 SAVE DO,ITERATE			e formula imp new estimate	remetried now

The subroutine SAVE is used to make a copy of the number pointed to by A2. The copy is stored in memory starting at the location pointed to by A3. The EXG instruction is used to swap pointers, thus making the results of ADD and DIVIDE available for the next operation.

The last example we will examine is used to compute powers of **base e**. From calculus, it can be shown that an infinite series of terms can be used to generate the result of raising e (2.7182818) to any power, as Figure 5.4 illustrates. Notice that only the first seven terms are needed to get a reasonable amount of accuracy. Many complex functions can be represented by an infinite FIGURE 5.4 Generation of e<sup>x</sup> by infinite series

	$+ \frac{x^3}{3!} + \frac{x^4}{4!} + \dots$ $-\frac{x^3}{6} + \frac{x^4}{24} + \dots$
Number	
of terms	Result
1	1
2	2
3	2.5
4	2.66666
5	2.70833
6	2.71666
7	2.71805
$(e^1 = 2.7182818)$	

series, which we can then implement in software using a loop operation. The following routine generates the first 10 terms of the exponential series, using the POWER and FACTORIAL routines already discussed. We assume, however, that POWER and FACTORIAL give valid results for all input values (including 0 and 1).

BLOCK BLOCK BLOCK		
MOVE.W MOVEA.L MOVE.W BSR	#X,A0 D1,D0	;init loop counter ;compute numerator
MOVEA.L EXG BSR		;save numerator
	#D1,D0 FACTORIAL	;compute denominator
MOVEA.L BSR	#TEMP,A0 DIVIDE	;divide to generate term
EXG MOVEA.L BSR	#ETOX, AO	;add current term to result
MOVEA.L BSR DBF RTS	#ETOX, A3 SAVE DO, NEXTERM	;save result

Again, EXG is used to redirect output results back into the math routines. EXG is also used to swap pointers for storing results in memory. ETOX contains the final result when EPOWER finishes execution.

These examples should serve to illustrate the point that complex mathematical functions can be implemented with a small amount of software. Once a library of these routines has been defined and tested, even more complex equations and functions may be implemented. All that is needed is a BSR to the appropriate subroutine (or collection of subroutines).

## 5.7 NUMBER CONVERSIONS

In the preceding section we were introduced to both binary and BCD operations. It was mentioned that routines were needed to convert from BCD into binary and from binary to BCD. In this section we will examine a few of the techniques used to perform these conversions.

#### BCD to Binary Conversion

A BCD number consists of any number of digits that can take on the values 0 to 9. These digits may be individually entered from a keyboard or keypad, or they may all reside together as a group (when stored in memory or processor registers). BCD numbers are different from hexadecimal numbers (a shorthand way for representing binary), which utilize 0 through 9 and also the letters A through F. For this reason, 57 BCD and 57H do not have the same values. As a matter of fact, 57 BCD equals 39H. To convert 57 BCD into binary, we multiply the value of the 10s digit by 10 and add it to the value of the 1s digit. This gives 5 \* 10 = 50 (32H) plus 7 (which gives 39H). The following subroutine uses this technique to convert the lower byte of register D2 into binary, returning the result in D3. Remember that any 68000 Data register is capable of storing eight BCD digits.

MAKEBIN	MOVE.B	D2, D4	;save a copy of initial data
	ANDI.B	#0FH, D2	;get the ls digit
	EXT.W	D2	;extend into 16 bits
	MOVE.W	D2,D3	; initialize result to ls digit
	LSR.B	#4,D4	;shift lOs digit into ls place
	EXT.W	D4	;extend into 16 bits
	MOVE.W	#10,D2	;multiply digit by 10
	MULU	D2, D4	
	ADD.W	D4, D3	;add to result register
	RTS		

The MAKEBIN subroutine can be used to convert larger BCD numbers into binary. For example, to convert a 4-digit BCD number into binary, put the lower 2 digits into D2 and call MAKEBIN. Save the result, put the upper 2 digits into D2, and call MAKEBIN again. Multiply the value returned in D3 by 100, and add the result of the first MAKEBIN call. The following routine will accomplish this, with the BCD input number in D0 and the binary result in D5 upon return.

UPT09999	MOVE.W	D0,D1	;save a copy of initial data
	MOVE.W	D0, D2	;load D2 for MAKEBIN
	BSR	MAKEBIN	;convert lower 2 digits
	MOVE.W	D3, D5	;save temp result
	LSR.W #8,D1		;shift upper 2 digits down
	MOVE.W	D1,D2	;load D2 for MAKEBIN
	BSR	MAKEBIN	;convert upper 2 digits
	MOVE.W	#100,D1	multiply digits by 100;
	MULU	D1,D3	
	ADD.W	D3, D5	;add to result register
	RTS		

Another technique can be used to convert BCD into binary on the fly. This involves multiplying the result by 10 each time a new digit is received, and then adding the digit to the result. For example, to convert 349 BCD into binary we start with a zero result. When the 3 is received, we multiply the result by 10 (giving 0) and add 3 to it. Next, the 4 is received. Multiplying the result by 10 gives 30. Adding 4 to this gives 34. When the last digit comes in, we multiply the result by 10 a last time (giving us 340) and get the final value when we add 7 to it. This technique is favorable when the BCD number contains many digits. You are encouraged to write this routine on your own.

### **Binary to BCD Conversion**

This type of conversion is needed when a number must be displayed on a terminal screen, which requires ASCII characters. For example, the value 7BH must be converted into the three ASCII characters '1', '2', and '3' (since 7BH equals 123 decimal). One way to do this is to subtract powers of 10 from the original binary value, counting the number of times it is possible to do so. The count becomes the ASCII number that must be output. Continuing with our example, we first subtract 100 as many times as we can. Since this can only be done once before going negative, the first digit to output is '1'. The remaining number to be converted is now 23. Next, we subtract 10 as many times as we can. This can be done twice, resulting in a second digit equal to '2'. The remainder is now 3, which does not need to be converted so we simply output it. The following routine performs this conversion on input numbers that can be as large as 65535. The input number must be in the lower word of D0 when TOASCII is called. The DISPLAY routine takes care of outputting the ASCII number in D7 to the terminal screen.

TOASCII	MOVE.W BSR	#OD8FOH,D1 SUBTRAK	;go	subtract	10000
	MOVE.W BSR	#OFC18H,D1 SUBTRAK	; go	subtract	1000
		#0FF9CH,D1 SUBTRAK	; go	subtract	100
	MOVE.W BSR	#OFFF6H,D1 SUBTRAK	;go	subtract	10

	ADD.B MOVE.B BSR RTS	#30H,D0 D0,D7 DISPLAY	;remainder must be < 10 ;add ASCII bias and output
SUBTRAK AGAIN	MOVE.B MOVE.W ADD.W BCC ADD.W BRA	D0, D2 D1, D0	;init DY to ASCII '0' ;save copy of value ;subtract power of 10 ;quit if we went negative ;otherwise count subtraction
SKIPIT	MOVE.W BSR RTS	D2,D0 DISPLAY	;get last positive value back ;and display result

There is no contradiction in the ADD.W D1,D0 instruction, even though the comment says "subtract. . . ." The number placed into D1 prior to each call to SUBTRAK is the 2s complement representation of each power of 10 that we want to subtract. For example, 0D8F0H is the binary representation of -10000. Adding this to D0 actually performs the desired subtraction.

You are encouraged to modify TOASCII and SUBTRAK so that they place each new digit into a buffer in memory, instead of outputting them to the terminal via DISPLAY.

## 5.8 CONTROL APPLICATIONS

In this section we will examine two examples of how the 68000 may be used in control applications. Control systems are designed in two different ways: openloop and closed-loop systems. Figure 5.5 shows two simple block diagrams outlining the main difference between these two types of control systems. An open-loop control system uses its input data to effect changes in its outputs. A closed-loop system contains a feedback path, where data concerning the




FIGURE 5.5 Control system block diagram: (a) open-loop and (b) closed-loop

present output conditions is sampled and supplied along with the external inputs. A burglar alarm is an example of an open-loop control system. The system may be designed to monitor sensors at various windows and doors. It may also include circuitry to digitize readings from temperature sensors. When any of the sensors detects an abnormal condition (for example, a window opening), the computer may be directed to dial an emergency phone number and play a recorded help message.


A typical application of a closed-loop control system involves the operation of a motor. Suppose that we want to control the speed of the motor by making adjustments to an input voltage to the system. The speed of the motor is proportional to the input voltage and increases as the input voltage increases. We cannot simply apply the input voltage to the motor's windings, for it may not be large enough to operate the motor. Usually an amplifier is involved that is capable of driving the motor. But a problem occurs when the motor encounters a load (for example, by connecting the motor shaft to a pump). The increased load on the motor will cause the motor speed to decrease. To maintain a constant speed in the motor at this point, we need an increase in the input voltage. We cannot hope or expect the operator to constantly watch the motor and adjust the input voltage accordingly. For this reason, we add a feedback loop, which is used to sample the motor speed and generate an equivalent voltage. An error voltage is generated by comparing the actual speed of the motor (the voltage generated by the feedback circuit) with the desired speed (set by the input voltage). The motor speed voltage may be generated by a tachometer connected to the output of the motor. The error voltage is used to increase or decrease the speed of the motor until it is operating at the proper speed.


Let us look at how the 68000 might be used to implement the two control systems just described.

## A Computerized Burglar Alarm

In this section, we will use the 68000 to monitor activity on 100 windows and doors in a small office building. The office building consists of 4 floors, with 15 doors and 10 windows on each floor. The alarm console consists of an electronic display containing a labeled light-emitting diode for each window and door and a serial data terminal capable of displaying ASCII information. The operation of the system consists of two tasks: (1) illuminating the appropriate LED for all open doors and windows, and (2) sending a message to the terminal whenever a door or window opens or closes. It is necessary to continuously scan all of the windows and doirs to detect any changes. The circuitry used to monitor the doors and windows and drive the LED displays is connected to the processor's system bus so that all I/O can be done by reading and writing to memory. Figure 5.6 shows the assignments of all input and output devices for the first floor of the office building.

As the figure shows, 15 door and 10 window inputs are assigned for the first floor. Whenever a door or window is open, its associated bit will be low. To sample the bits, the processor must do a memory read from the indicated





(b)

addresses (7000 to 7003). Floors 2, 3, and 4 are assigned the same way, with the following addresses:

Floor 2: 7004-7007 Floor 3: 7008-700B Floor 4: 700C-700F

The door and window LEDs for the first floor are illuminated when their respective bits are high. The processor must do a memory write to locations 7800 through 7803 to activate LEDs for the first floor. The other-floor LEDs work the same way, with these addresses assigned to them:

Floor 2:	7804 - 7807
Floor 3:	7808-780B
Floor 4:	780C-780F

The serial device used by the system to communicate with the ASCII terminal is driven by a subroutine called CONSOLE. The 7-bit ASCII code in the lower byte of data register D0 is sent to the terminal when CONSOLE is called.

Knowing these definitions, we can design a system to constantly monitor all 100 doors and windows. The technique we will use is called **polling**. Each input address will be read and examined for any changes. If a door or window has changed state since the last time it was read, a message will be sent to the terminal, via CONSOLE, indicating the floor and door/window number. Since we need to remember the last state of each door and window, their states must be saved. A block of memory, called STATUS, will be used for this purpose. STATUS points to a 16-byte block of memory, which we will think of as 4 blocks of 4 bytes each. Each 4-byte block will store the bits for all doors and windows on a single floor.

When the program first begins operation, the state of each door and window is unknown. For this reason, we *initialize* STATUS by reading all system inputs when the program starts up. The code to perform the initialization is contained in a subroutine called INIT, and is as follows:

STATUS INPUTS DISPLAY	BLOCK EQU EQU	16 7000H 7800H	
INIT	MOVEA.L	#STATUS, AO	;init pointer to STATUS
	MOVEA.L MOVEA.L	#INPUTS,A1 #DISPLAY,A2	; init pointer to system input data ; init pointer to LED display
	MOVE.W	#15,D0	; init loop counter
SYSREAD	MOVE.B	(A1)+,D1	;read system information
	MOVE.B	D1,(A0)+	;save it in memory
	NOT.B	Dl	;complement input data


```
MOVE.B D1,(A2)+ ;update display
DBF D0,SYSREAD
RTS
```

When INIT completes execution, the display has been updated to show the state of all 100 doors and windows, and STATUS has been loaded with the same information.

Once the initial states are known, future changes can be detected by using an exclusive OR operation. Remember that exclusive OR produces only a 1 when both inputs are different. Figure 5.7 shows how state changes can be detected with exclusive OR. To incorporate this into the program, EOR is used during updates to detect changes. Note that up to 16 changes at once can be detected by EORing entire words. It is then a matter of scanning the individual bits to determine if any state changes occurred. A subroutine called DETECT will do this for us. DETECT will sense any state changes and send the appropriate message (for example, first floor: door 12 opened) to the terminal. When DETECT is called, data registers D4, D5, and D6 will be interpreted as follows:

- D4: Lower 16 bits contain current door or window states.
- D5: Lower 16 bits contain door or window state changes.
- D6: Bit 8 cleared means D4 contains door information Bit 8 set means D4 contains window information. Bits 0 and 1 contain the floor number (0—first, 1—second, 2—third, 3—fourth)

We will not cover the code involved in getting DETECT to do its job. You are encouraged to write this routine yourself, preferably using a rotate or shift instruction to do the bit testing. Since DETECT will have to output ASCII text strings (for example, 'First floor', 'Second floor', 'opened'), the following code may come in handy:



1-Door closed

STAR MSG1 MSG2 MSG3 MSG4 MSG5 MSG6 MSG7 MSG8	EQU ASCII ASCII ASCII ASCII ASCII ASCII ASCII	2AH 'First floor *' 'Second floor *' 'Fourth floor *' 'door *' 'window *' 'opened *' 'closed *'	;ASCII code for '*'
SEND EXIT	MOVE.B CMPI.B BEQ BSR BRA RTS	(A3)+,D0 #STAR,D0 EXIT CONSOLE SEND	;get a message character ;end of message character? ;send character to terminal ;get next character

The SEND subroutine must be entered with address register A3 pointing to the address of the first character in the text string to be sent. SEND could be a subroutine called by DETECT during its analysis of the door and window states.

When we use DETECT, the code to poll all doors and windows in the office building becomes

BEGIN	BSR CLR.W MOVE.W MOVEA.L MOVEA.L MOVEA.L	#3,D7 #INPUTS,A0 #STATUS,A1	;get initial states and update display ;start with first floor doors ;init loop counter ;init pointer to first floor doors ;init pointer to STATUS information ;init pointer to display
NEWFLOOR	MOVE.W NOT.W MOVE.W EOR.W MOVE.W BSR MOVE.W NOT.W MOVE.W NOT.W MOVE.W MOVE.W ORI.W BSR ANDI.W ADDQ.B DBF JMP	D4 (A1),D5 D4,D5 D4,D5 D4,D5 D4,(A1)+ DETECT (A0)+,D4 D4 (A1),D5 D4,(A2)+ D4 (A1),D5 D4,(A1)+ #100H,D6 DETECT #0FFH,D6	<pre>;get floor door data ;update display ;get past door status ;compute state changes ;update status ;find doors that have changed ;get floor window data ;update display ;get past window status ;compute state changes ;update status ;select window detection ;find windows that have changed ;select door detection again ;go to next floor</pre>

While you write DETECT, do not forget that the main routine uses a number of registers (A0, A1, A2, D4 through D7) and that these registers should not be altered. The stack would be a good place to store them for safekeeping. Since the stack must already be defined so that the processor has a place to store the subroutine return addresses, instructions like


can be used to save and retrieve items.

### A Constant-Speed Motor Controller

In this section we will see how the 68000 may be used in a closed-loop control system to maintain constant speed in a motor. The schematic of the system is shown in Figure 5.8. The speed control is a potentiometer whose output voltage varies from 0 to some positive voltage. This voltage is digitized by an 8-bit analog-to-digital converter, such that 0 volts is 00H and the most positive voltage is FF. The processor reads this data from location 8000. For a purely digital speed control system, this circuitry is eliminated and the speed set directly by software.

The motor speed is controlled by the output of an 8-bit digital-to-analog converter (with appropriate output amplifier, capable of driving the motor). The motor's minimum speed, 0 RPM, occurs when the computer outputs 00 to the D/A (by writing to location 8020). The motor's maximum speed occurs when FF is sent to the D/A. A tachometer is connected to the motor shaft through a mechanical coupling. The output of the tachometer is digitized also. Again, the minimum and maximum tachometer readings correspond to 00 and 7F. A purely digital system would use a digital shaft encoder instead of a tachometer and A/D.

Each converter is calibrated with respect to a common reference. In theory, a 17 from the SPEED A/D causes a 17 to be sent to the MOTOR D/A, which in



turn causes the TACH A/D to read 17 when at the proper speed. In practice the relationship is not so linear, due to external effects of deadband, friction, and other losses in the motor.

The purpose of the program is to operate the motor at a constant speed, by comparing the SPEED data with the TACH data. When SPEED equals TACH the motor is turning at the desired speed. When SPEED is less than TACH, the motor is spinning too fast. When SPEED is greater than TACH, the motor is rotating too slow. The idea is to subtract the TACH value from the SPEED value. The difference determines how much the motor speed should be increased or decreased.

SPEED MOTOR TACH	EQU EQU EQU	8000H 8020H 8010H	
SERV0	MOVE.B MOVE.B	#0,D0 D0,M0T0R	;initial motor speed is O RPM
GETSPEED	MOVE.B MOVE.B CMP.B BGT	SPEED,DO TACH,D1	;read new speed value ;and new tachometer value ;SPEED minus TACH
	BEQ EXG	GETSPEED DO.Dl	;no change
INCREASE	SUB.B BSR MOVE.B BRA		;adjust motor speed

Since the motor's speed will not change instantly from very slow to very fast, or vice versa, the program will loop many times before the motor gets to the proper speed. For safety or functional reasons, it may not be desirable to try to change the motor speed from slow to fast instantly. Instead, the program should *ramp up* to speed gradually by limiting the size of the error voltage presented to the D/A during speed increases. Subroutine GAIN is used for this purpose, to alter the contents of D0, before D0 is output to the motor D/A. The ramp up/down speed of the motor, and therefore the response of the closed-loop system, will be a function of the operation of GAIN.

## 5.9 INSTRUCTION EXECUTION TIMES

An important topic in the study of any microprocessor involves analysis of the execution time of programs, subroutines, or short sections of code. The most direct application of this study is in the design of programs that function under a time constraint. For example, high-resolution graphics operations, such as image rotation, filtering, and motion simulation, require all processing to be completed within a very short period of time (usually a few milliseconds or less). If analysis of the total instruction execution time for the graphics routine exceeds the allowed time of the system, a loss in image quality will most likely

result. We will not get this involved with our analysis of the 68000's instruction times. Instead, we will look at one example subroutine and how its total execution time may be determined.

TOBIN is a subroutine that will convert a 4-digit BCD number in the lower word of data register D0 into a binary number. The result is returned by TOBIN in D2. TOBIN is a good example to use for execution time determination because it contains two nested loops. The number of clock cycles for each instruction can be determined by referring to Appendix C. Table 5.1 is an example of how clock cycles are determined. The number of clock cycles an instruction takes to execute depends on a number of factors. Operand size is the first variable. Look at the clock cycles required by both CLR instructions. CLR.W requires 4 clock cycles, and CLR.L requires 6. In this case, the 32-bit clear operation takes an additional 2 clock cycles to complete.

The addressing mode used by an instruction also affects the number of clock cycles required. Immediate operand addressing, as in MOVEQ and MULU, takes fewer clock cycles than an instruction that uses a memory location as its operand. Memory references, be they read or write operations, take 4 clock cycles or more, depending on how many wait states are inserted by the hardware. The instruction times in Appendix C assume 4 clock cycles for all memory references.

The operand size is also a determining factor in some instructions. LSL and ROXL both take a minimum of 6 clock cycles for byte and word operands, plus another 2 cycles for each shift or rotate that must be performed. Since the shift count for both instructions in TOBIN is 1, both LSL and ROXL require 8 clock cycles each to execute.

MULU is another example of an instruction whose execution time is a function of the operand size. MULU takes 38 cycles, plus 2 additional ones for each bit in the source operand that is a 1. In MULU #10,D2, the source operand, in hexadecimal, is 000A. This number contains 2 bits that are 1.

	,			1 1 0	<u> </u>
			Clock Cycles		
	Instruction	IS	Overhead Cycles	Outer-loop Cycles	Inner-loop Cycles
TOBIN	CLR.L	D2	6		
	MOVEQ	#3,D6	4		
NEXTDIGIT	MOVEQ	#3,D5		4	
	CLR.W	D1		4	
GETNUM	LSL.W	#1,D0			8
	ROXL.W	#1,D1			8
	DBF	D5,GETNUM			10
	MULU	#10,D2		42	
	ADD.W	D1,D2		4	
	DBF	D6,NEXTDIGIT		10	
	RTS		16		

TABLE 5.1 Required instruction execution clock cycles in a simple programming loop

Thus, the instruction takes 42 clock cycles to execute. If all bits in the source operand were high, MULU would take a maximum of 70 cycles to execute.

The fastest instructions are those that use register direct addressing. An example of this is TOBIN'S ADD instruction. The number of clock cycles is minimized because no external memory references (outside of the instruction fetch) are needed.

The RTS instruction takes a long time to execute due to its need to read information from the stack. This requires a number of memory read operations, which always slow down execution.

The last instruction in TOBIN whose time varies is DBF, which takes 10 cycles to execute when the branch is taken and 14 when it is not. The additional 4 cycles may not be ignored, particularly when nested loops are involved. Notice how the clock cycles for each instruction are split up into three columns. The first column contains instructions that only execute once. These instructions, CLR.L, MOVEQ, and RTS, contribute a total of 26 clock cycles to the overall execution time. We will see that this is a small amount compared to what the nested loops will generate. A common term for this small overall contribution is **overhead**.

The second column of numbers compose the main, or outer, loop of the subroutine. The third column represents the inner loop. The inner loop takes a total of 108 clock cycles to execute. Where does this number come from? The inner loop takes 26 clock cycles to execute *once*. Since four loops are requested, via D5, this number (26) must be multiplied by 4, giving 104 cycles. The last time DBF D5,GETNUM executes, it will take an additional 4 clock cycles, and that is where the 108 comes from.

The execution time of the outer loop will contain the execution time of the inner loop, plus the additional cycles required by the outer loop instructions. This gives 64 plus 108, or 172 cycles for the outer loop to execute just once. The subroutine calls for the outer loop to execute 4 times. This gives a total of 688 clock cycles. To this number we add 4 more cycles for the last execution of DBF, giving us 692 clock cycles. This number is added to our overhead (do you see why the overhead is not substantial?) of 26, giving a grand total of 718 clock cycles for the TOBIN subroutine.

How does this number translate into an execution time? Since each clock cycle has a period determined by its frequency, we need to know the clock frequency the processor is running at. Suppose this frequency is 8 MHz. Each clock cycle will then have a period of 125 ns. Multiplying 125 ns by 718 gives  $89.75 \ \mu s!$  This is the execution time of TOBIN.


In conclusion, it is interesting to note that TOBIN can convert over 11,000 BCD numbers to binary in one second.

# 5.10 EXCEPTION HANDLING

In Chapter 4, various kinds of exceptions supported by the 68000 were examined. In this section we will see two examples of how exceptions may be handled by the programmer. The first example deals with two exceptions that, we

hope, never occur; divide-by-zero and illegal instruction. The purpose of the exception handler for these two routines will be to send an error message to the user's terminal, indicating that the error has occurred. Execution will then resume at the address following the instruction that caused the exception. Remember: All exceptions cause the 68000 to reference its exception vector table (located in memory from 000000 to 0003FF). In this table, the processor will expect to find the address of the routine that will handle the designated exception. The following routines, DIV0 and BADINST, are ORGed at 1000H and 2000H respectively. For the 68000 to find its way to them during exception processing, the starting addresses of these routines must be placed into the exception vector table at the proper addresses. Divide-by-zero, vector 5, requires its exception handler address to be stored in locations 000014 through 000017, with 000014 and 000015 containing the upper word of the routine address and 000016 and 000017 the lower word. Illegal instruction, vector 4, operates in a similar manner but uses locations 000010 through 000013. Figure 5.9 shows how these locations should be loaded with the addresses of the exception handlers.

Once the CPU has loaded the program counter with the address of the exception handler, it will begin executing instructions at a new location. The exception handlers, to be on the safe side, should save all processor registers, so that execution may resume with the proper information after exception processing has completed. This can be done very easily with the MOVEM instruction. Once this is done, DIVO or BADINST may perform their associated tasks. In this example they will simply load address register A3 with the address of an ASCII text message that will be output to the user's terminal via the SEND subroutine. (See Section 5.8 for a review of SEND.)



DIVMSG BADMSG	ASCII ASCII	'Warning: divide by zero has occurred!*' 'Illegal instruction encountered!*'		
DIVO PEXCEP	ORG MOVEM.L JSR MOVEM.L RTE	1000H D0-D7/A0-A6,-(A7) #DIVMSG.A3 SEND (A7)+,D0-D7/A0-A6	;save all registers on stack ;point to error message ;send message to user ;get processor registers back ;return from exception	
BADINST	ORG MOVEM.L MOVEA.L JMP	2000H D0-D7/A0-A6,-(A7) #BADMSG,A3 PEXCEP	;save all registers on stack ;point to error message ;go process exception	

Note that we save some code in BADINST's handler by using a portion of DIV0's routine. Also, the final instruction in any exception handler must be RTE (not RTS). This is required to load the proper information from the stack when returning to the main routine (where the exception was initiated).

In addition to sending the error message, it may be desirable to output a list of register contents as well. The user would then be able to see the state of the processor registers at the instant the exception occurred. This requires a routine capable of converting the hexadecimal register contents into a corresponding string of ASCII characters to send to the user's terminal. This routine must be called *after* all registers have already been saved. Otherwise we end up destroying the contents of whatever registers we use in the conversion routine.

Our second example, a routine called TIMER, is used to keep accurate time. This example assumes that a stable 60-Hz clock is used to interrupt the processor 60 times a second, generating a level-7 interrupt each time. Again, the address of TIMER must be placed into the proper locations (00007C through 00007F) in the processor's exception vector table.

TIMER simply increments SECONDS, MINUTES, and HOURS (all byte locations) as necessary. These locations may be read by other routines that need to make use of timing functions. Why is the MOVEM instruction absent from this exception handler?

SECONDS MINUTES HOURS	BYTE BYTE BYTE	0 0 0	
TIMER	ADDI.B CMPI.B BNE CLR.B ADDI.B CMPI.B BNE CLR.B ADDI.B	#1,SECONDS #60,SECONDS EXITIMER SECONDS #1,MINUTES #60,MINUTES EXITIMER MINUTES #1,HOURS	;increment seconds ;has a minute passed? ;reset seconds count ;increment minutes ;has an hour passed? ;reset minutes count ;increment hours

	CMPI.B	#24,HOURS	;has a	day passed?
	BNE	EXITIMER		
	CLR.B	HOURS	;reset	hour count
EXITIMER	RTE			

Since a level-7 interrupt was used, we never have to worry about losing time. Level-7 interrupts are nonmaskable, so we never miss a 60-cycle interrupt signal.

## 5.11 LINKED LISTS

A linked list is a collection of data elements called **nodes** that is created dynamically. Dynamic creation means that the size of the linked list is not fixed when it is first created. As a matter of fact, it is empty when first created. As an example, if we want to reserve enough room in memory for 100 integer bytes, we use

DATA BLOCK 100

This assembler directive is utilized because we know beforehand how many numbers are going to be used. The beauty of a linked list is that its size can be changed as necessary, either increased or decreased, with a maximum size limited only by the amount of free memory available in the system. This method actually saves space in memory, since it does not dedicate entire blocks of RAM for storing numbers. Rather, a small piece of memory is allocated each time a node is added to the linked list. A node is most commonly represented by a pair of items. The first item is usually used for storing a piece of data. The second item is called a **pointer**, and is used to point to the next node in the linked list. Figure 5.10 contains an example of a three-node linked list. Each node in the list stores a single ASCII character. The beginning of the linked list, the first node, is pointed to by P. The nodes are linked via pointers from one node to another. The last node in the list, node 3, contains 0 in its pointer field. We will interpret this as a pointer to nowhere (and thus the last node). The empty pointer is commonly called **nil**.

The actual representation of the node on a particular system can take many forms. Since the linked list must reside in memory, it makes sense to assign one or more locations for the data part (or data field), and four locations for the pointer part (also called the pointer field). Why four locations for the pointer field? Because all nodes reside in memory. To point to a certain node, we must know its address, and addresses in the 68000 occupy 32 bits.




FIGURE 5.10 A sample linked list

For this discussion, assume that all nodes consist of four data bytes and four address bytes. Consider a subroutine called GETNODE that can be called every time a new node is added to the linked list. GETNODE must find 8 bytes of contiguous (sequential) memory to allocate the node. When it finds them, it will return the starting address of the 8-byte block in address register A5. Let us take another look at our example linked list, only this time addresses have been added to each node. Figure 5.11 shows how the pointer field of each node contains the address of the next node in the list. The address in the pointer field of node 3 indicates the end of the list. The pointer P may be an address register containing 00010000, the address of the first node in the list. To generate this list, GETNODE has been called three times. GETNODE returned different addresses each time it was called. First came 00010000, then 03F78000, and finally 00020520. Linked lists do not have to occupy a single area of memory. Rather, they may be spread out all over the processor's address space and still be connected by the various pointer fields.

To add a node to the linked list, a simple procedure is followed. First, a new node is allocated by calling GETNODE. Address register A5 holds the address of this new node. The pointer field address of this new node, which will have to be modified to add it to the list, starts at A5 plus 4 (because the data field occupies the first 4 bytes). To add the new node to the existing list, a copy of the pointer P is written into the pointer field of the new node. Then, to make the new node the first node in the list, P is changed to the address of the new node. Figure 5.12 shows this step-by-step process, assuming that address register A4 is used to store P. Once the new node has been inserted, its data field, now pointed to by A4, may be loaded with new data. Assume that the new data comes from data register D0. Note from Figure 5.12 that insertion of the new node into the beginning of the linked list has changed its contents from 'CAT'






FIGURE 5.11 A linked list with address assignments


1. GETNODE returns new node.




2. Pointer field of new node is loaded with P.



3. Pointer P to list is changed.



4. Data field of new node is loaded.



ASCII code for 'S' in lower byte

#### FIGURE 5.12 Adding a node to a linked list

to 'SCAT'. The code to perform the insertion described in Figure 5.12 is as follows:

INSERT	BSR MOVEA.L MOVEA.L MOVE.L RTS	get a new node from storage pool load pointer field of new node pointer P to list is updated data field of new node is loaded
	U12	

Linked lists are ordinarily used to represent arrays in memory. The data field may be used to store ASCII characters (as in this example), integers, Boolean data, and even pointers to other linked lists. Linked lists are very useful tools employed in the functions of operation systems. They are also supported by computer languages such as Pascal, Modula-2, and Ada.

# 5.12 STACKS AND QUEUES

Many computations are greatly simplified by the use of a software-controlled stack or queue. Expression evaluation and round-robin selection algorithms are just two examples of where a stack and a queue are used. The method of implementation is not critical; either may be designed as a special form of a linked list or simply as fixed-size memory structures. The latter approach will be used here, with address registers pointing to the stack and queue memory structures.

### Stacks

A stack is an area in memory reserved for reading and writing special data items such as return addresses and register values. For example, a BSR instruction automatically pushes a return address onto the stack (using A7 with predecrement addressing). Registers may be pushed onto the stack (written into stack memory) with a MOVE.L instruction, as in:

where the entire contents of D3 are written into the stack area pointed to by A7. A7 is automatically decremented by 4 during execution.

Items previously pushed onto the stack can be popped off the stack (read out of memory) in a similar fashion, as in:

#### MOVE.L (A7)+,D3

where stack memory is read out into D3 and A7 is automatically incremented by 4 during execution. Thus we see that using a stack requires manipulation of a stack-pointer register.

One characteristic of a stack is that the last item pushed is always the first item popped. For this reason, stacks are commonly referred to as a LIFO (last in first out) structure.

It is possible, and often necessary, for a programmer to design a custom stack area for use within a program. For instance, suppose that a programmer requires a stack that allows only eight long words to be pushed onto it. The 68000 has no mechanism for limiting the amount of pushes (or pops) onto a stack. If this is necessary a set of stack procedures must be written. The following routines implement a stack that allows a maximum of eight pushes. The PUSH routine is used to place data onto the stack. The data pushed must be in D0. If the push is successful, a success code of 00H will be returned in the lower byte of D1. If more than eight pushes are attempted, the routine returns with error code 80H in the lower byte of D1, without pushing any data. The POP routine is used to remove an item from the stack. If a pop is attempted on an empty stack, error code 0FFH is returned in D1. Successful pops return data in D0. The stack-pointer register is A0 and is assigned the address of a free block of memory from the storage pool by a routine called MAKESTACK. MAKESTACK must be called before the stack can be used. MAKESTACK also assigns addresses to A1 and A2, which are used by PUSH and POP to determine when a stack operation is possible. The structure of the stack is indicated in Figure 5.13. A2 points to the bottom of the stack structure and A1 points to the top. A0 points to the stack location that will be used for the next push or pop.


Examine the following routines to see how A1 and A2 are used to check for legal pushes and pops.

PUSH	BEQ	D0, - (A0)	;ok to push? ;no, go return error code ;push D0 onto stack ;indicate a successful push
STKFULL	MOVE.B RTS	#80H,D1	;stack full error code
POP	BEQ	A0,A2 STKEMPTY (A0)+,D0 D1	;ok to pop? ;no, go return error code ;pop D0 off stack ;indicate a successful pop
STKEMPTY	MOVE.L RTS	#OFFH,D1	;stack empty error code

Note that multiple stacks can be maintained by saving the contents of A0, A1, and A2 and loading new addresses into each register.

#### Queues

Queues are also memory-based structures, but their operation is functionally different from that of a stack. In a queue, the first item loaded is the first item to be removed. For this reason, queues are referred to as **FIFO** (first in first



out) structures. Figure 5.14 shows a diagram of a queue that has had the data items 'A', 'B', and 'C' loaded into it. 'A' was pushed first, 'C' last. When we begin removing items from the queue, the 'A' will come out first (unlike the stack structure, which would have popped 'C' first).


A routine called MAKEQUEUE is used to assign a block of memory from the storage pool. MAKEQUEUE initializes four address registers, whose use and meanings are as follows:

Use/Meaning
Pointer for write operation
Pointer for read operation
Contains end-of-queue address
Contains beginning-of-queue address

Initially, A0, A1, and A2 are all loaded with the same value. The address placed into A2 is determined by the desired size of the queue.

Before an item can be written into the queue, A0 must be compared with A2. If A0 equals A2, it is necessary to reload A0 with A3's address. This allows A0 to *wrap around* the end of the queue (a similar technique is used to wrap A1 around when reading). Next, A0 is used to write the data item into memory. Then A0 is decremented by 4 to prepare for the next write.

Data is removed from the queue by the read-pointer register A1. After data is read, A1 is decremented by 4. Note that serious data errors result when A1 reads a location that has not been written into by A0 yet. For this reason it is necessary to pay special attention to the positions of A0 and A1 within the queue. This part of the queue software is left for you to devise on your own. The



routines presented here perform write and read operations with wraparound, but with no error checking.

INQUEUE	CMPA.L	AO,A2	;need to wrap around?
	BNE	NOADJAO	;no
NOADJAO	MOVEA.L MOVE.L SUBA.L RTS	A3,A0 D0,(A0) #4,A0	;yes, reload AO ;write data into queue memory ;adjust write pointer
OUTQUEUE	CMPA.L	Al,A2	;need to wrap around?
	BNE	NOADJA1	;no
	MOVEA.L	A3,A1	;yes, reload Al
NOADJA1	MOVE.L SUBA.L RTS	(A1),D0 #4,A1	;read data out of queue memory ;adjust read pointer

In both routines, D0 is used as the queue data register.

# 5.13 MULTITASKING

In an ever-increasing effort to squeeze the most processing power out of the basic microprocessor, individuals have come up with ingenious techniques for getting a single CPU to do many wonderful things. Consider a standard, single-CPU microcomputing system. One user sits at a terminal entering commands, thinking, entering more commands, waiting for I/O from the system (as a file is loaded in from disk or tape), and on and on. When computer specialists discovered that in this situation the CPU was wasting a great deal of time doing I/O, they thought of a way of getting more use out of the CPU. Suppose that circuitry could be added to the system to perform the I/O operations under the CPU's control. All the CPU would have to do is issue a command, such as 'read the disk', and the disk controller would do the rest of the work. This would free up the processor for other things while the disk controller was busy reading the disk. What other things can the CPU do? The most obvious answer that came to mind was service another user! Thus, the age of multitasking was born. A microprocessor system capable of performing multitasking is able to communicate with several users, seemingly at once. Each user believes that he or she is the only user on the system. What is actually happening is that one user gets a small slice of the processor's time, then another user gets the same time slice, and the same goes for all other users. Figure 5.15 shows a simple diagram of this operation. In this figure we see that up to four users are executing their programs, seemingly at the same time. A single CPU can support more than one person at a time because of the high processing speed of the processor versus the slow thinking speed of the users. It is not difficult to see that the user will spend long periods of time thinking about what to do next or waiting for I/O to appear on the terminal. The time slice allocated to each user is designed so that it is long enough to perform a significant number of instructions, without being so long as to be noticed by the user. For example, suppose




FIGURE 5.15 Multitasking with a single CPU

that as many as 16 users may be on the system at once. If the CPU must service each user once every 10th of a second, the time slice required is 6.25 ms. The processor is capable of executing many thousands of instructions in 6.25 ms, possibly enough to complete a user's current program. So, even though all users are forced to wait while the CPU services the other users (as shown in Figure 5.15), the users probably do not even notice.

The software involved in supporting a multitasking system can become very involved, so we will examine only the basic details here. What exactly happens when one user's program is suspended so that the CPU can service a different user? Suppose that both users have written programs that use some of the same processor registers (for example, D0, D3, and A6 are used by both programs). It becomes necessary to save one user's registers before letting the other user's program take over. This is referred to as a context switch. A context switch is used to save all registers for one user and load all registers used by the next user. Thus, a context switch is needed every time the CPU switches between users. The routine presented here, TSLICE, will handle context switches for four different users in a round-robin fashion. This means that user 1 will not execute again until all other users have had their chance. To get the processor to do a context switch, we have to inform it that the user's time slice has expired. The easiest way to do this is to periodically interrupt the processor (by connecting a timer circuit to the processor's interrupt input). TSLICE is then actually an exception handler that is executed every time a time slice is used up. TSLICE first saves all processor registers on the stack (the program counter is already there thanks to the 68000 exception handling scheme), and then finds the next user that should execute. The registers for this user are then loaded from its stack area and execution resumes.

USER1	BLOCK	128	;user stack areas
USER2	BLOCK	128	
USER3	BLOCK	128	
USER4	BLOCK	128	
WHO	BLOCK	1	;current user number (1-4)
STACK1	BLOCK	4	;storage for user stack pointers
STACK2	BLOCK	4	

STACK3 STACK4	BLOCK BLOCK	4 4	
TSLICE		D0,D1 #4,D0 #STACK1,A0 A7,O(A0,D0) #4,D0 #3,D1 GETSTACK	<pre>;save all registers ;get user number ;extend lower word ;user number now 0-3 ;make a copy of this number ;needed for proper indexing ;point to stack pointer buffer ;save user stack pointer ;go to next stack address ;is current user 4? ;point to STACK1</pre>
GETSTACK	MOVEA.L ADD.B CMPI.B BNE MOVEQ	#5,D1 SAVENUM	;get new stack pointer ;generate next user number ;should we go to user 1? :load user 1 number
SAVENUM	MOVE.B MOVEM.L RTE		;save new user number ;restore new user's registers

The complexity of this code results from the need to wrap around the buffer containing the stack pointers, when the context switch is from user 4 to user 1.

# 5.14 MEMORY MANAGEMENT

In the section on linked lists, we saw a routine called GETNODE, which was used to get a new node from the storage pool, the storage pool being the collection of all available memory locations that are not currently being used for something else (such as node, program, and stack storage). In this section we will see how entire blocks of memory can be assigned through the use of a memory management routine. This is a required feature in all operating systems that load multiple programs into memory for shared execution (as in multitasking). We can easily see why memory management is needed by examining the memory space of a typical system (as shown in Figure 5.16). Initially, three jobs are running (1). Since they were the first three to begin execution, all were assigned consecutive blocks of memory. In (2), we see that job B (or program B) terminates. The memory allocated to job B is returned to the storage pool. In (3), job D begins execution. Because the memory required by this job exceeded what was available in the area vacated by job B, this job is loaded into the first available space that is big enough. When job A ends in (4), its space is also returned to the storage pool. Job E quickly takes this space over in (5). Finally, job C terminates in (6).

The purpose of the memory manager is to keep track of all free blocks of memory. When the operating system needs to load a new job into memory, it will inform the memory manager of how much memory is needed by the new




FIGURE 5.16 Memory allocation in an operating system

job. The memory manager will either find a big enough space and return the starting address of the block, or indicate that not enough memory is available for the job to execute at the present time. In this case, the job will have to wait until more memory becomes available.

The subroutine MANAGE, presented here, manages a 512KB block of RAM. Memory is assigned in 8KB blocks. Requests for memory are passed to MANAGE in data register D0. So, if D0 contains 7, MANAGE must try to find 56K of contiguous memory. If it can, it will return the starting address of the entire block in A0. If it cannot locate enough memory, it will return 00000000 in A0. Note: MANAGE only allocates memory. Another routine is needed to return memory to the storage pool (and this is left as an exercise).

UNITS	BLOCK	64	;64 8K blocks are available, with ;each byte in UNITS representing an 8K ;block in the storage pool. If a byte ;contains 00, that 8K block is free. If ;a byte contains FF, that 8K block is ;not available.
			, not available.

POOL	EQU	180000H ;storage p	ool starting address
•			
MANAGE	MOVEA.L CLR.L	#UNITS,A1 D2	;init pointer to allocation table ;clear counter
CHECKPOOL	BSR CMP.B BGE	FINDBLOCKS	;look for free memory in pool ;were enough blocks found? ;yes, go allocate ;no free blocks at all? ;maybe, keep checking ;not enough memory available
GETMEM	BSR MOVE.W MULU EXG MOVEA.L ADDA.L BTS	ALLOCATE #8192,D3 D2,D3 D3,A3 #POOL,A0 A3,A0	;allocate blocks from UNITS ;calculate starting block address

The FINDBLOCKS and ALLOCATE subroutines work as follows: FIND-BLOCKS uses D2 and A1 as inputs. Each time it is called, it will look for the first contiguous block of free memory in the storage pool. This is done by examining the bytes in UNITS. Bytes equal to 00 represent a free 8K block. Bytes equal to FF represent allocated 8K blocks and are therefore not available. FINDBLOCKS will look for the first string of 00 bytes it can find. If memory is available, FINDBLOCKS will return the number of contiguous 8K blocks it found, in D1. The starting location of the free blocks (in UNITS) will be returned in A1, and the starting block number of the free blocks (in UNITS), in D2. If FINDBLOCKS cannot find any free memory, it will return with D1 equal to 0.

ALLOCATE is used to convert free block bytes in UNITS (bytes that are 00s) into allocated block bytes (FFs). Its inputs are D2 and D0. D2 contains the block number (0 to 63) of the first byte to change. D0 contains the number of bytes to change (the number of 8K blocks to allocate).

These routines are also left for you to design on your own. You may wish to experiment with a different system of keeping track of the free memory, possibly by using bit operations instead.

#### 5.15 SPECIAL CALCULATOR FUNCTIONS

Many of the programming examples presented in this chapter are well suited for use in the calculator project. For example, the binary and BCD math routines presented in Section 5.6, the number conversion routines of Section 5.7, and others can be modified for use with the calculator control program. A number of decisions must be made before the modifications can take place. One such decision involves the type of math that will be performed. Should the calculator use binary or BCD math? The answer to this question determines what math routines are used. The size of the binary or BCD numbers that can be manipulated by the calculator also must be determined. A working calculator that demonstrates a reasonable amount of precision can be programmed with only 4 BCD digits of precision. This choice would also allow a single data register to hold *two* different calculator numbers, both of which could range from 0 to 9999.

Let us imagine that these questions have already been asked and answered, with the following results.

- All calculator numbers will be stored in memory and are referenced by an address register.
- 2. The math routines use two address registers to point to the input numbers, and a third to point to the result.
- 3. The four math routines and their operations are as follows:

Routine	Operation
CADD	(A3) = (A1) + (A2)
CSUB	(A3) = (A1) - (A2)
CMUL	(A3) = (A1) * (A2)
CDIV	(A3) = (A1) / (A2)

(You will notice a similarity to the math routines presented in Section 5.6.) Each routine will set the processor condition codes accordingly.

The purpose of this section is to give you ideas on adding more functions to the calculator, so that it does more than the basic four operations. For example, using the available math routines, how would you implement a  $X^2$  function? If we assume that the number just entered on the keypad is stored in the memory locations pointed to by A1, then the following code will compute  $X^2$ :

XSQR MOVEA.L Al.A2 ;copy pointer to number JSR CMUL ;multiply number by itself

Other functions may require the use of a constant in the calculation. This is true for 1/X,  $10^{x}$ ,  $e^{x}$ , and so on. It may be useful to write a routine that returns a pointer to a specific constant. The desire constant can be specified by a data register. Examine the following table to see what is being proposed.

Constant	Value
0	0
1	1
2	2
3	10
4	3.14159
5	2.71828

To get A1 to point to a constant, you could load the constant number into D0 and then call LOADCON, the routine that assigns a constant address. LOAD- CON creates a copy of the desired constant, puts the copy into memory, and sets up a pointer to it.

With constants in place, writing the code for  $10^{\times}$  is greatly simplified. Assume that the value of X is pointed to by A1 prior to calling the TENTOX routine:

TENTOX	MOVEA.L MOVE.B JSR	#3,D0	;save pointer to X ;load a 10
	MOVEA.L JSR		;init A5 to 10 (temp result)
MUL10	MOVEA.L MOVE.B JSR	#1,D0	;init A6 to 10 also (multiplier) ;load a l
	MOVEA.L MOVEA.L JSR BEQ MOVEA.L MOVEA.L JSR MOVEA.L BRA DED	A4, A1 CSUB DONE A3, A4 A6, A1 A5, A2 CMUL	<pre>;let A2 point to 1 ;get the pointer to X back ;decrement X ;quit if X = 0 now ;otherwise, save X's pointer ;get multiplier back ;get temp result back ;multiply temp result by 10 ;save result ;and repeat</pre>
DONE	RTS		

On exit, the result of  $10^x$  is pointed to by A5.

You are encouraged to rewrite TENTOX in a way that requires fewer address registers.

# 5.16 SUMMARY

In this chapter we examined a number of different applications the 68000 is capable of performing. These applications—control systems, multitasking, and memory management—find widespread use in industrial and commercial situations. In addition, we covered many different techniques, such as code conversion, table lookup, and mathematical processing with binary and BCD numbers. The overall idea is to get a sense of how the 68000's instructions can be combined to perform any task that we can imagine. Many more applications are possible, and we have not even scratched the surface here. But the routines presented in this chapter should serve as a foundation on which to build when you try to write an application of your own.

#### STUDY QUESTIONS

1. In addition to the pseudocode structures already covered (IF-THEN, WHILE) is the CASE structure. An example is

CASE Count OF 0: Statement #1 1: Statement #2 2: Statement #3 Otherwise: Statement #4

which checks the value of the variable Count against the numbers 0, 1, and 2. If Count equals 0, Statement #1 is executed, and so on. If none of the supplied numbers equals Count the Otherwise statement is executed.

Show how a CASE structure may be coded with 68000 instructions.

- 2. Modify the keyboard buffer routine KEYBUFF so that the user may not enter more than 128 keys. KEYBUFF should automatically return if 128 keys are entered.
- 3. Modify KEYBUFF to allow for two simple editing features. If a backspace key is entered (ASCII code 08H), the last key entered should be deleted. What problem occurs when backspace is the first key entered? The second editing feature is used to cancel an entire line. If the user enters a control C (ASCII code 03H), the contents of the entire buffer are deleted.
- Modify KEYBUFF to include a count of the number of keys entered, including the final return key. This number should be stored in COUNT on return from KEYBUFF.
- Modify KEYBUFF so that all lowercase letters (a-z) are converted to uppercase (A-Z) before being placed in the buffer. All other ASCII codes should remain unchanged.
- 6. One drawback to using KEYBUFF is that no other processing may be performed until all keys have been entered by the user. Suppose that hardware exists to interrupt the processor every time a key is struck. Write a keyboard service routine that performs the same function as KEYBUFF, except that only one key is saved in the buffer every time it is called. If the current key is return, call SCANBUFF before returning.
- 7. Modify PACKBCD so that maximum of 12 digits may be entered. PACKBCD should automatically return after processing the 12th digit.
- 8. Write a subroutine called VALDIGIT, which will determine if the ASCII code contained in the lower byte of D0 is a digit from 0 to 9. If so, simply return. If not, jump to ERROR.
- **9.** Modify PACKBCD to include signed BCD numbers. If the first character entered by the user is a minus sign, place 80H into SIGN. If the first character is a number, or a plus sign, place 0 into SIGN.
- 10. How must the format for storing BCD digits be changed, to allow for fractional numbers like 0.783 or 457.05?
- 11. Write a routine that will scan a character buffer and determine if the characters constitute a real number. A real number contains one or more digits followed by a decimal point and one or more fractional digits. The entire number may be preceded by a plus or minus sign. The number is stored in memory beginning at REALNUM. The last character in the buffer will always be '\$'.
- 12. How might exponents be processed in numbers like 35E3 or 2.6E-7?
- 13. Write a subroutine that will convert the BCD number stored in BCDNUM into a binary number. Return the result in D2.
- 14. Modify the FINDBYTE subroutine so that the length, in bytes, of the data table is passed via LENGTH. The maximum length of the data is 1024 items.
- 15. Modify FINDBYTE so that the position of ITEM within DATA is returned in PO-SITION, if the search is successful. For example, if ITEM is the first element, POSITION should be 0. If ITEM is the 11th element, POSITION should be 000A.
- 16. Write a subroutine called STRSIZE that returns the number of characters in a text string. The text string is terminated with an ASCII return character (0DH). The string begins at address TEXTLINE. Return the character count in D3.

- Modify the MAXVAL subroutine so that negative numbers (represented in 2s complement notation) may be included in the data.
- 18. The CHECKSTR subroutine is limited for two reasons. First, the starting addresses of the two strings are set when the subroutine is entered. Second, the length of the two strings is fixed at 10 characters apiece. Modify CHECKSTR so that address registers A0 and A1 are loaded from the addresses stored in locations STRING1 and STRING2 and the string length loaded from LENGTH.
- 19. Using a modified version of CHECKSTR, write a routine that will count the number of occurrences of the word "the" in a block of text. The text block begins at address 3000 and ends at address 37FF.
- 20. The command recognizer RECOGNIZE works only with uppercase commands. Rewrite the code so that uppercase and lowercase commands may be recognized. For example, "DUMP" and "dump" should be identical in comparison.
- 21. Write a command recognizer that will recognize single-letter commands. The commands may be either uppercase or lowercase, and have the following addresses associated with them:

A:	20BE
B:	3000
C:	589C
D:	2900

- 22. Modify the SORT routine so that is sorts positive and negative numbers.
- 23. Write a subroutine called BIGMUL that will compute the 64-bit result obtained by multiplying two 32-bit integers. The two input numbers should be in data registers D6 and D7 on entry to BIGMUL. Use the MULTIPLY subroutine in your code to implement a process similar to that shown in Figure 5.1
- 24. Write a subroutine to find the average of a block of words that starts at location SAMPLES and whose length, in words, is saved in SIZE. Place the average in AVERAGE.
- 25. Use the FACTOR subroutine to find all factors of the number saved in INVALUE. Place the factors into a data array called FACTORS.
- 26. Does the code for Question 25 need to be changed if the input numbers (saved in INVALUE) are always even?
- 27. How are roundoff errors eliminated by using BCD?
- 28. Write a subroutine called JUSTIFY that will left justify any BCD number stored in the 4-byte array called BCDIN. For example, if BCDIN contains 00 05 37 19, JUSTIFY must replace BCDIN with 53 71 90 00.
- 29. Write a subroutine called TOBINARY that will convert the BCD number pointed to by A6 into an unsigned binary number. The result should be returned in D6.
- 30. Write a subroutine called TOBCD that converts the unsigned 16-bit binary number in D6 into a BCD number. The result should be returned in D6 also.
- 31. Two sample routines for performing BCD multiplication were presented in this chapter. Both routines had limited precision. Build on these two routines by extending their precision. For example, BCDMUL2 was limited to multiplying two-digit numbers. Write a routine that will multiply four-digit BCD numbers, using BCDMUL2 as a subroutine.
- **32.** Write a subroutine called BIGADD that will perform a BCD addition of all 32 bits in data registers D0 and D1. Place the result in D6.

- 33. Modify the TOASCII routine so that leading zeros are not outputted.
- 34. Consider the normalization of two numbers, one positive and one negative. Are the exponents adjusted in the same way for each number?
- 35. In the treatment of BCD numbers, the proposed format contained no provision for representing negative numbers. How might the format be changed to include them?
- 36. Write a subroutine called EXPONENT that will return a signed 8-bit exponent in data register D5. Inputs to EXPONENT are A0, A1, and D5. A0 and A1 both point to the exponent byte of the two numbers being divided (with A1 pointing to the divisor exponent). D5 initially contains an exponent adjustment value (in signed 8-bit format) that must always be added to the generated exponent value.
- 37. Write a subroutine called ZEROCHECK that examines the BCD number pointed to by address register A0 and returns with the zero flag set if the BCD number is equal to 0.
- 38. Write a subroutine that performs BCD division by first converting the BCD numbers to binary. DIVS should be used to perform the division. The result should be converted back into BCD. Use TOBCD and TOBINARY in your subroutine.
- Modify the POWER subroutine so that any integer power can be used, including negative powers and 0.
- 40. The 5-byte BCD format discussed in this chapter uses 1 byte for a signed exponent and 4 bytes for the mantissa. What is the largest positive integer that can be represented?
- Change FACTORIAL so that factorials of 70 or more are not allowed. Return 0 as the result in these cases.
- 42. Write a subroutine called HYPOT that computes the hypotenuse of a triangle whose sides have lengths pointed to by A0 and A1. Return the result address in A4.
- 43. Find the infinite series for SIN(X) in a calculus book and implement it in a subroutine called SIN. Use EPOWER as an example of how to do this.
- 44. Implement COS(X) via subroutine COS. Use the following formula as a guide and solve it for COS(X) before writing any code:

$$SIN^{2}(X) + COS^{2}(X) = 1$$

Make use of ROOT and SIN in your subroutine.

- 45. Write the DETECT subroutine used by the computerized burglar alarm.
- 46. An office complex consisting of 64 offices and 16 hallways is to have its lighting controlled by a computer. Each office has one switch to control its light. Hallways have a switch at each end. Each switch is assigned a bit position in a particular memory location that can be read by the computer, and a closed switch represents a zero. Each light (think of all lights in a hallway as a single light) is also assigned a certain bit in a memory location that the computer can write to. A logic 1 is needed to turn on any light. How many byte locations are needed for all IO? Write a program that will constantly monitor all switches and adjust the complex lighting as necessary.
- 47. Consider the office complex of Question 46 and its associated definitions. Suppose for reasons of efficiency that no light may be on continuously for more than 30 minutes after 5 P.M. For example, if an office light is turned on at 6:17 the computer automatically shuts it off at 6:47. The system has a real-time clock whose time may be read from locations 6000 and 6001. Location 6000 contains the hour (0 to 23) and 6001 contains the minute (0 to 59). Rewrite the program of Question 46 so that any

light on for 30 minutes is automatically turned off. Note: the light may be immediately turned on again (for another 30 minutes) if someone in the office hits the switch again. The automatic shutoff feature ends at 6 A.M.

- **48.** What changes must be made to the program of Question 47 if hallway lights are exempted from the 30-minute timeout feature?
- 49. Modify the SERVO program so that the motor's speed will ramp up during periods where a large speed increase is needed.
- Compute the execution time of this section of code. Assume an 8-MHz clock frequency.

	MOVE.W	#1000H,D0
NEXT	ADDQ.B	#2,D2
	MOVE.B	D2,(A0)
	DBF	DO, NEXT

- 51. Repeat Question 50, assuming that all memory references take an additional 2 clock cycles.
- 52. What must be done to support an exception handler for privilege violation, if the handler has a starting address of 3B150?
- 53. Modify the TIMER exception handler so that a 12-hour clock is implemented.
- **54.** Write a subroutine called SEARCH that will search the data fields of a linked list for a certain piece of data. The data item to be located is saved in D4.
- 55. Modify INSERT so that new nodes are placed at the end of the linked list instead of at the beginning.
- **56.** Rewrite all of the stack and queue routines so that each is implemented with a linked list. The data field in the first node of each list contains the maximum size of the specific stack or queue.
- 57. Do the STACK and USER areas in TSLICE have to be loaded with initial information for proper execution? What information might this be?
- 58. Modify TSLICE so that up to eight users may be active at any time.
- **59.** Does the UNITS data table need to be initialized before any memory can be allocated by MANAGE? If so, what should it be filled with? If it needs initialization, write a subroutine called MINIT that will do the job.
- 60. Write the FINDBLOCKS and ALLOCATE subroutines required by MANAGE.
- **61.** Write a subroutine that will take care of returning freed memory back to the storage pool. Upon entry, D0 will contain the number of 8K blocks being returned and A0 the starting address of the entire block in the storage pool.
- 62. Write the code necessary to implement a 1/X function on the calculator.
- 63. Rewrite the TENTOX routine so that it loads constants only when they are needed.

# CHAPTER

# 6

# Hardware Details of the 68000

# Objectives

In this chapter you will learn about:

- The general specifications of the 68000 microprocessor
- The processor's control signal names and functions
- General signal relationships and timing
- Methods in which the 68000 may interface with external devices
- The external interrupt signals and their operations
- The 68000's bus arbitration scheme
- The method used to access a 6800 peripheral

# 6.1 INTRODUCTION

Before using any microprocessor, we must necessarily have an understanding of both its hardware requirements and its software functions. In this chapter we will examine all 64 pins of the 68000's package, learning what their use may be in a larger system employing the 68000 as its CPU. We will not concentrate on interfacing, since this important topic is covered in Chapters 7, 8, and 9. Upon completion of this chapter, we should, however, know about the various signals of the processor in order to begin interfacing it with support circuitry, which includes memories, I/O devices, and coprocessors.

Section 6.2 gives a quick overview of the capabilities of the 68000, its memory addressing capabilities, available clock speeds, and various other functions. Section 6.3 covers all 64 pins of the 68000 in detail. The pins are separated into eight functional groups, such as interrupt control, system control, processor status, and so on. Block diagrams and timing waveforms are given, where applicable, except where they might apply to interfacing. Section 6.4 describes two system timing diagrams: HALT timing and bus arbitration timing. Other system timing diagrams will be covered in Chapter 7.

# 6.2 CPU SPECIFICATIONS

The 68000 is a 16-bit microprocessor that communicates with the outside world via a 16-bit, bidirectional data bus. The immediate advantage of a 16-bit but over an 8-bit bus is that twice as much data may be exchanged at once. which has the effect of decreasing the time required for memory accesses and program execution. The 68000's 24-bit address bus can address over 16 million bytes of memory (or over 8 million words of 2 bytes each). Control signals are provided that enable external circuitry to take over the 68000's buses (a must for DMA operations), and three interrupt lines provide seven levels of external hardware interrupts. Three control outputs may be used to decode any of eight internal CPU states, and there are also control signals provided that enable the 68000 to be interfaced with existing 6800 peripherals (for those users who may wish to upgrade their existing hardware with a minimum of fuss). The 68000 is available with maximum clock speeds from 4 to 16 MHz as of this writing, and has been on the market long enough to be purchased at a reasonable cost. But the power of the 68000 can be tapped only if we know how to use it, so on to the next section, where we will examine the 68000's signals and their usage.

# 6.3 CPU PIN DESCRIPTIONS

Figure 6.1 details the input and output signals of the 68000 CPU. There are eight groups of pins that we will examine. Each group of pins (or signal lines) performs a specific function, necessary to the proper operation of the 68000.

## V<sub>cc</sub>, GND, and CLK

This group deals with the processor power and clock inputs. Note that there are two pins each for  $V_{\rm CC}$  and GND. Each pair must be connected for proper operation. The 68000 operates on a single supply voltage of 5 volts, plus or minus 5 percent, and will dissipate 1.5 watts of power (with an 8-MHz clock speed) at this voltage. Maybe this is why the designers used two power pins each for  $V_{\rm CC}$  and ground. A rough calculation yields 300 mA as the required supply current. As for the CLK input, the rise and fall times are limited to 10 ns (on all versions except the 12.5 and 16 MHz, which limits them to 5 ns), and must be a TTL-compatible waveform with a 50 percent duty cycle. Even though the clock input is internally buffered, the clock signal should be kept at a constant frequency (via an external crystal oscillator) for best operation.




FIGURE 6.1 68000 CPU input and output signals

# FC<sub>0</sub>, FC<sub>1</sub>, and FC<sub>2</sub>

This group of signals is used to output the encoded processor status. Outputs  $FC_0$ ,  $FC_1$ , and  $FC_2$  are the function code outputs, and they indicate the current internal processing state of the 68000 (what type of cycle it is currently executing). Table 6.1 illustrates how these three outputs are decoded. It shows the division of processing states into user data, user program, supervisor data, supervisor program, and interrupt acknowledge. In some systems, the function code outputs are used to restrict memory accesses by employing them in the memory address decoding circuitry. This is necessary when users must be kept out of supervisor memory space.

An easy way to decode all eight processor states is to use a 3- to 8-line decoder such as the 74LS138; this is left for you to do as a homework problem. Normally we have no use for most of the decoded cycle states in a small system, except for the interrupt acknowledge state (indicated by all three function code outputs high), assuming we require interrupt capability. An easy way to de-

TABLE 6.1	Function code
outputs	

FC <sub>2</sub>	FC <sub>1</sub>	FC <sub>0</sub>	Сусіе Туре
0	0	0	reserved*
0	0	1	user data
0	1	0	user program
0	1	1	reserved*
1	0	0	reserved*
1	0	1	supervisor data
1	1	0	supervisor program
1	1	1	interrupt acknowledge


\*By Motorola, for future use.

code this state would be to use a three-input NAND gate, whose output will go low only during the interrupt acknowledge cycle. Figure 6.2 shows this connection. One important note: The function code outputs are valid only when the  $\overline{\text{AS}}$  signal is active ( $\overline{\text{AS}}$  is low).

# E, VMA, and VPA

This group of signals is provided to give the 68000 the capability to control older 6800 peripherals. Many of these devices were designed for use with this earlier processor, and it would be a shame to have to replace working, and possibly expensive, hardware just because an increase in computing power is desired. The three signals used for 6800 peripheral control are the E clock,  $\overline{VMA}$  (valid memory address), and  $\overline{VPA}$  (valid peripheral address). Of these three signals, only  $\overline{VPA}$  is an input. The E clock is used to generate the proper timing signals for 6800 peripherals, and is derived from the 68000's clock by dividing it by 10, with the resulting waveform having a 40 percent duty cycle (high for 4 CLK cycles, low for 6). Figure 6.3 indicates this timing relationship.

The  $\overline{VPA}$  input is used to inform the 68000 that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock.







FIGURE 6.3 Timing relationship between CLK and E

This synchronization is indicated by the  $\overline{VMA}$  output, which goes low when the processor synchronizes with the E clock. Thus, the entire 6800 peripheral control sequence is as follows: The 68000 outputs the address of a 6800 peripheral on A<sub>1</sub> through A<sub>23</sub>. The peripheral circuitry responds by pulling  $\overline{VPA}$  low. When the processor has synchronized with the E clock, it outputs a low on  $\overline{VMA}$  and the data transfer takes place. Figure 6.4(a) shows this timing sequence. Figure 6.4(b) shows the block diagram connections for the 6800 peripheral interface. Of course, the length of the bus cycle depends on how long it takes the 68000 to internally synchronize with the E clock. Figure 6.4(a) shows the *best case* timing for the peripheral access. It may very well be that more w states (wait states) are required before synchronization occurs. This would therefore increase the entire bus cycle time.

# **RESET, HALT, and BERR**

This group of signals is used for system control. BERR (bus error), RESET, and HALT are, in effect, the *panic* buttons of the 68000. The BERR input is used to inform the processor that the cycle currently executing has a problem. Maybe the processor has addressed an illegal memory location (a location that is not mapped to EPROM, RAM, or a peripheral), or some other kind of bus error has occurred. By asserting BERR, we inform the 68000 that an error has occurred during execution of the current bus cycle, and that it should take appropriate action. The 68000 will then choose between performing a bus error exception or rerunning the bus cycle. If the HALT line is not asserted when the bus error occurs, the 68000 starts bus error exception processing, terminating the currently failed cycle. If the HALT line was asserted before or at the same time as the BERR signal, the 68000 will instead rerun the bus cycle. It does this by terminating the cycle and placing the data and address buses in the highimpedance state. The 68000 then enters a "do nothing" state until there is activity on HALT. When the HALT line is deactivated (returned high), the processor will rerun the previous cycle (using the same data, address, and control codes). The design of the 68000 requires that the BERR signal be deactivated at least one clock cycle before the HALT signal. The processor will not rerun a read-modify-write cycle (used during execution of the TAS instruction) to ensure data integrity.



 $A_{1}-A_{23}$   $A_{2}-A_{23}$   $A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}-A_{2}$   $A_{2}-A_{2}-A_{2}-A_{2}-A_{2}-A_{2}$   $A_{2}-A_$ 

FIGURE 6.4 (a) 6800 peripheral timing and (b) 6800 peripheral interface

Both  $\overline{\text{RESET}}$  and  $\overline{\text{HALT}}$  are bidirectional signals. This means that there are times when they act as inputs and others when they act as outputs. For example,  $\overline{\text{RESET}}$ , together with  $\overline{\text{HALT}}$ , must initially (after a power-on) be taken low for a minimum of 100 ms. Among other things, this ensures that  $V_{\rm CC}$  has stabilized. This type of reset sequence results in a total processor reset, meaning that the 68000 loads the supervisor stack pointer from vector 0 (at address 000000) and the program counter from vector 1 (at address 000004). All other registers remain unaffected except for the status register, which is adjusted to indicate a level-7 interrupt priority. In addition, the trace bit is cleared and the supervisor bit is set. RESET and HALT may be used again at a later time (long after power-on, during normal execution) to reset the processor, by asserting them for at least 10 clock cycles.

The 68000 instruction set includes RESET, an <u>instruction</u> that, when executed, will cause <u>the 68000</u> to output a low level on <u>RESET</u> for 124 clock cycles. In this case the <u>RESET</u> line acts as an <u>output</u> signal. This has the effect of resetting external circuitry connected to <u>RESET</u>, without affecting the state of the processor at all.

The HALT line may be driven low at any time by an external device. When this happens, the processor completes the current bus cycle and halts. When halted, all tristate signals are put into the high-impedance state, and all control signals are inactive. Execution will resume when HALT is returned to a high level. If an internal event such as execution of the 68000's STOP instruction triggers the halt condition, the 68000 will output a low level on HALT. Care must be taken when designing circuitry to control the RESET and HALT lines, to ensure that they both continue to work properly when in either state (input or output). Figure 6.5 shows a typical power-on operation and its related timing. As the figure indicates, processing does not begin for at least 100 ms after  $V_{CC}$  has stabilized at 5 volts.

# IPL<sub>0</sub>, IPL<sub>1</sub>, and IPL<sub>2</sub>

This group is used for interrupt control. The three inputs  $IPL_0$ ,  $IPL_1$ , and  $IPL_2$  are used by external circuitry to indicate the encoded priority level of the hardware interrupt. Level 7 has the highest priority. Level 0 indicates that no interrupts are present (and thus all three inputs should be high). Table 6.2 indicates the logic levels needed on these three inputs to achieve a certain interrupt. As shown,  $\overline{IPL_2}$  is the most significant of the three interrupt inputs. Note that the level numbers (0–7) and the actual binary codes needed on  $\overline{IPL_0}$  through  $\overline{IPL_2}$  are inverted. Both vectored and autovectored interrupts may be generated via  $\overline{IPL_0}$  through  $\overline{IPL_2}$ .

# BR, BG, and BGACK

This group is used for bus arbitration control. This is a fancy way of saying that we will use these signals to place the 68000 in a wait state while we make




FIGURE 6.5 Power-on RESET and HALT timing.

use of the hardware connected to its buses. The circuit that takes over control of the bus may be a DMA controller or another CPU in the system. The bus takeover must be done in an orderly fashion, by predetermined rules, or bus contention will occur. The most likely result: Our program will fail and we may lose all our data (and these problems may be the least of our worries if the processor is being used to fly an airplane or rocket).

The bus arbitration protocol works like this: The requesting device, called a **bus master**, requests use of the 68000's buses by activating the <u>BR</u> (bus request) input. The 68000 will respond to the bus master by taking the <u>BG</u> (bus grant) output low, indicating that it will release control of its buses at the end of the current cycle. When the new bus master wants to take control, it asserts <u>BGACK</u> (bus grant acknowledge). There are four conditions that must be met before the new bus master may activate <u>BGACK</u>:

	Interrupt		
IPL <sub>2</sub>	IPL <sub>1</sub>	IPL <sub>0</sub>	Interrupt level*
1	1	1	0 (lowest, none)
1	1	0	1
1	0	1	2
1	0	0	3
0	1	1	4
0	1	0	5
0	0	1	6
0	0	0	7 (highest, nonmaskable)

\*Note the inversion of the binary bits needed on  $\overline{IPL}_2-\overline{IPL}_0.$ 

TABLE 6.2	Interrupt level
encoding.	

- 1. BG must be active.
- 2. AS must be inactive, to show that the processor is not using the bus.
- 3. DTACK must be inactive, to show that no external devices are using the bus.
- 4. BGACK must be inactive, to ensure that another bus master is not already using the bus.

Thus, taking over control of the 68000's buses is a tricky matter and is best approached with caution.

Releasing control of the bus is an easier matter. Once  $\overline{BGACK}$  has been asserted, the new bus master can release  $\overline{BR}$  (bring  $\overline{BR}$  to a high level). When the bus operation is completed and the bus master gives control back to the 68000, it does so by negating  $\overline{BGACK}$ . Figure 6.6 shows the connections for bus arbitration.

# AS, R/W, UDS, LDS, and DTACK

This group asynchronous bus control, contains five signals that are essential to the proper operation of external hardware. Four of the signals— $\overline{AS}$ ,  $R/\overline{W}$ ,




FIGURE 6.6 Bus arbitration logic block diagram

UDS, and  $\overline{\text{LDS}}$ —are outputs, and the fifth one ( $\overline{\text{DTACK}}$ ) is an input. The  $\overline{\text{AS}}$ (address strobe) signal is used to indicate that a valid memory address exists on the address bus. The  $R/\overline{W}$  (read/write) signal determines whether the current cycle is a read or write cycle.  $\overline{\text{UDS}}$  (upper data strobe) and  $\overline{\text{LDS}}$  (lower data strobe) are used to gate 8 bits of information to/from selected portions of the 68000's data bus. These signals are described more fully in Chapter 7, but for now all we need to know is that UDS controls data on bits 8 to 15 of the data bus, and LDS does the same for bits 0 to 7. Thus, to transfer only 8 bits of data, we need only activate either UDS or LDS, whichever is appropriate. To transfer 16 bits at once, both  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  must be low. The last signal,  $\overline{\text{DTACK}}$ (data transfer acknowledge), is used by external circuitry to perform asynchronous data transfers (we perform synchronous transfers using E, VMA, and VPA). When DTACK is activated by external hardware, the processor recognizes that the current bus cycle can be completed. For example, data present on the data bus are latched by the 68000 when DTACK goes active during a read cycle, or data are placed on the data bus and kept there for writing until DTACK is asserted by external hardware (a memory or I/O device). It is the job of the external hardware (either memory circuitry or peripheral) to activate/deactivate  $\overline{\text{DTACK}}$  at the proper times. When the 68000 is operated at full speed, the timing of DTACK becomes important (to ensure the correct capture of data), but we will not go into this topic here.

# A<sub>1</sub> through A<sub>23</sub>, D<sub>0</sub> through D<sub>15</sub>

The last group contains the address and data buses. As mentioned before, the address bus, containing  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$ , can be used to access more than 16 million bytes of memory. The ability to directly address this many locations provides the programmer with a very flexible programming environment. Older systems required that special software be used to manage memory in "pages" that were some portion of the system's main address space. This software is not even needed now, in some applications, because of the great increase in address lines and hence memory locations. One important note: A<sub>1</sub> through A<sub>23</sub> are **unidirectional** (output only), and are always used to transmit a memory address, except during an interrupt acknowledge cycle. In this case, A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub> contain the interrupt level and all other address lines are high.

The bidirectional data bus on lines  $D_0$  through  $D_{15}$  is used to transfer information between the processor and the outside world.  $D_0$  through  $D_7$  serve double duty during an interrupt acknowledge cycle, where they then transmit the interrupt vector number (supplied by an external device). A very important note here is that most 68000-based systems, even small ones, will require extensive use of the address and data lines (at least four EPROMs/RAMs requiring use of the buses), and it will be very easy to exceed the maximum drive capability of these signal lines, which is limited to a few mA each. For this reason (see the detailed coverage of this topic in Chapter 7), we usually use special buffering circuits between the address/data lines and the external hardware. The buffers give us the ability to drive many more devices than the processor's address/data lines do.

Since this concludes the pin description section, it would be good to end with a summary of all the CPU signals, whether they are inputs or outputs and whether they have tristate capability. Table 6.3 does this for us. In the next section we will examine some of the processor signals again, and see their timing relationships to one another in some selected bus cycles.

# 6.4 SYSTEM TIMING DIAGRAMS

When timing is a critical issue in the design of a new 68000-based system, it pays to know how to interpret the CPU timing diagrams supplied by the manufacturer. This section will provide more details on the processor's control and timing signals by analyzing two timing scenarios.

Since the timing of memory read and write cycles is covered in Chapter 7, we will not study them here. Instead, we will look at some special cases, the first being the processor's HALT timing and the second being the processor's timing during bus arbitration.

#### **Processor HALT Timing**

Su

TABLE 6.3

signals

Figure 6.7 shows the timing diagram that results when the 68000 enters the halt mode. The left portion of the timing diagram represents the processor

mmary of 68000	Signal	Input	Output	Tristate
	CLK			
	FC0-FC2		$\checkmark$	$\checkmark$
	E VMA		√ ./	./
	VPA	$\checkmark$	v	v
	BERR RESET	$\checkmark$	/	
	HALT	V V	V V	
	IPL₀-IPL₂ BR	$\checkmark$		
	BG	$\checkmark$	$\checkmark$	
	BGACK	$\checkmark$	,	,
	AS R/W		V /	V ,
	UDS		V V	, V
	LDS DTACK	/	$\checkmark$	$\checkmark$
	$A_1 - A_{23}$	V	$\checkmark$	$\checkmark$
	D <sub>0</sub> -D <sub>15</sub>	$\checkmark$	$\checkmark$	1




FIGURE 6.7 Processor HALT timing

timing during its current read cycle. States S0 (CLK is high) through S7 (CLK is low) are the eight states needed to complete this cycle. A state, sometimes called a **cycle state** or **state time**, represents a half cycle of the CLK input to the processor. For example, a 10-MHz 68000 would have a state time equal to 50 ns. A state is the smallest amount of time in which the processor can perform *any* function. Since all instructions are composed of a number of these cycle states, instruction execution time depends on the CLK frequency. During the eight states of the current instruction, we see that there are times when the address bus is valid (S1 through S7), and others when it is tristated (S0). The activity on other processor signal lines, such as  $\overline{AS}$ ,  $\overline{DTACK}$ , or  $D_0$  through  $D_{15}$ , is also related to the processor's state time. Notice that signal levels do not change except during transitions between states.

When the processor finishes the <u>current</u> cycle, its control signals revert to their inactive state (high levels for  $\overline{AS}$ ,  $\overline{UDS}$ , and  $\overline{LDS}$ ). Since the HALT line was asserted during the current cycle, the processor does not begin a new bus cycle. It instead leaves its control lines in the inactive state and tristates its address and data buses. The 68000 is really in a "wait" state now, where the length of time that it "waits" before beginning a new instruction cycle is a function of how long the external hardware keeps the HALT line (although there are exceptions to this rule). When the circuitry releases the HALT line, the processor uses a few states to do some internal housekeeping, and then begins execution of the next instruction. Exceptions to this rule are the arrival of either a RESET or an interrupt during the halt state. Both of these cases cause the halt state to terminate.

While there do not seem to be any useful applications for the halt state, it is actually quite helpful when debugging programs. A simple circuit may be designed to assert the  $\overrightarrow{HALT}$  line during execution of *every* instruction, which results in a single-step mode of operation. This is left for you to design as a homework problem.


#### **Bus Arbitration Timing**

This section deals with the timing involved when another bus master wishes to take over the 68000's buses. The timing signals in Figure 6.8 show what happens when the processor receives a bus request during execution of an instruction. We see that the processor finishes the current bus cycle, even though it has received a bus request (BR active), and has granted it (BG active). When the current bus cycle finishes, the processor's control lines (AS, UDS, LDS, R/W, and  $FC_0-FC_2$ ), as well as the address and data buses, all go into the high-impedance state. This permits OR-tying of these signal lines with other signal lines (from another processor or a DMA device), which themselves must be tristated when the 68000 has control, or we would have a major bus contention problem. While the new bus master has control of the 68000's buses, it may do whatever it wishes with them. The 68000 will not respond to activity on the buses while BGACK is active. Only when the bus master finishes, and releases BGACK, does the 68000 come back to life and begin execution of the next instruction. One attractive application of this process is in the use of dynamic RAMs, which need to be continually refreshed in order to retain their data. Since the RAMs have to be refreshed when the processor is not accessing them, one solution is to employ refresh circuitry designed to implement the bus arbitration scheme of the 68000. The refresh circuit actually becomes the bus master.

While these two timing examples fall short of completely describing the timing relationships between the numerous signal lines of the 68000, they should serve as a starting point for further exploration. A very good exercise at this point would be to hook a 68000-based system up to a logic analyzer and examine the states of AS, DTACK, R/W, UDS, LDS, the address and data lines, and any other signals you can think of. Watch their activity as the 68000 accesses memory and I/O devices and handles external interrupts.

# 6.5 SUMMARY


In this chapter we examined the signal lines of the 68000, and saw how they were separated into eight functional groups. Those groups were power and clock, processor status, 6800 peripheral control, system control, interrupt control, bus arbitration control, asynchronous bus control, and finally the address and data buses. Some of the signals, such as  $\overrightarrow{RESET}$  and  $\overrightarrow{HALT}$ , are bidirectional, while others are simply inputs (CLK,  $\overrightarrow{VPA}$ ,  $\overrightarrow{BERR}$ ) or outputs ( $\overrightarrow{BG}$ ,  $\overrightarrow{VMA}$ , E). All signals are summarized in Table 6.3




We also looked at two examples of the 68000's timing: one while it entered HALT mode and the other while it released its bus to an external bus master. We will examine timing waveforms again in Chapter 7.

#### STUDY QUESTIONS

- Design a 4-MHz clock oscillator for the 68000's CLK input. Use an 8-MHz crystal and a flip-flop in your design.
- Draw one complete cycle of the E clock waveform, assuming an 8-MHz CLK frequency.
- Design a function code decoder using a 3- to 8-line decoder. Make sure that AS is used to enable/disable the decoder.
- 4. Redesign the circuit of Figure 6.2 so that AS is also used to generate INTACK.
- Design a circuit that will turn on an LED during the 68000's interrupt acknowledge cycle. The LED should be off at all other times.
- Explain how VPA, VMA, and E might be used to control a non-6800 type peripheral (such as the Intel 8251 or 8255).
- Design a circuit using a seven-segment display so that the display shows a lowercase r while the processor is running (segments e and g on), and a lowercase h while it is halted (segments c, e, f, and g on).
- Design a circuit that will reset the processor after 16 CLK cycles, unless a word write to address C8000H is performed.
- 9. Design a circuit that uses a single-pole, single-throw switch to switch the processor from running to halted, and vice versa. Note: Do not directly ground the HALT line with the switch!
- 10. Design a circuit that will encode seven different interrupt signals  $(\overline{INTA}$  through  $\overline{INTG}$ ) into three binary bits that may be connected to  $\overline{IPL}_0$  through  $\overline{IPL}_2$ .  $\overline{INTA}$  is least significant.
- 11. Four 68000 microprocessors are wired together in a system with one address and data bus. Show how one 68000 can be wired as the master processor, with the other three having the capability of becoming bus masters if they wish.
- 12. What do you suppose happens to program execution with frequent, alternate bus master activity?
- 13. What is the state of signal lines  $\overline{AS}$ ,  $\overline{UDS}$ ,  $\overline{LDS}$ , and  $R/\overline{W}$ , when the 68000 is writing data from  $D_8$  to  $D_{15}$ ?
- 14. Repeat Question 13 if the processor is reading data from  $D_0$  to  $D_7$ .
- 15. Repeat Question 13 if the processor is writing data from  $D_0$  to  $D_{15}$ .
- 16. Repeat Question 13 if the processor is in a halt state.
- 17. What special function is performed by A<sub>1</sub> to A<sub>3</sub> during an interrupt acknowledge cycle?
- 18. What special function is performed by  $D_0$  to  $D_7$  during an interrupt acknowledge cycle?
- 19. Three signals must all have the capability of generating a level-7 interrupt. The signals are  $L7_a$ ,  $L7_b$ , and  $L7_c$ , with  $L7_a$  having the highest priority. Design a circuit that will generate a level-7 interrupt if any of the three signals go low. The circuit should also have outputs  $I_0$  and  $I_1$ , which indicate which of the three L7 inputs caused the interrupt.





- **20.** Examine the proposed single-step circuit of Figure 6.9. Will it work? If not, what changes need to be made? The processor should execute one instruction every time the button is pushed.
- 21. Sketch the timing diagram for the single-step circuit. Be sure to show expected activity on HALT, AS, and DTACK.




FIGURE 6.10 For Question 6.22





FIGURE 6.11 For Question 6.24

- 22. Figure 6.10 shows a proposed BERR time-out circuit. How long is a bus cycle allowed to take?
- Modify the design of Figure 6.10 so that the timer can be disabled by throwing an external switch.
- 24. Which two interrupt levels are possible with the circuit of Figure 6.11?
- 25. What is the advantage of tristating the processor's signal lines during a bus request?
- **26.** Explain how  $\overline{BR}$  (and  $\overline{BG}$  and  $\overline{BGACK}$ ) can be used to single-step the 68000. What other uses can you find for  $\overline{BR}$ ?
- 27. Explain how the user/supervisor data/program processor states, as indicated by the function code outputs, could be used to restrict accesses to certain blocks of memory.
- 28. Design a circuit that will generate a bus error (BERR) whenever a user program reference or user data reference is made to any address above 80000H.
- 29. The 68000 does not have an external  $A_0$  address bit but does have an internal  $A_0$  bit. Speculate on the state of the internal  $A_0$  bit as the processor accesses even and odd locations in memory.
- **30.** Use  $\overline{LDS}$  and  $\overline{UDS}$  to generate a synthetic  $A_0$  bit outside the processor. Will  $A_0$  be valid during word operations?



# CHAPTER

# 7

# Memory System Design

# Objectives

In this chapter you will learn about:

- The importance of bus buffering
- How the 68000 addresses (accesses) memory
- The design of custom memory address decoders
- The difference between full- and partial-address decoding
- How wait states may be inserted into memory read/write cycles
- The differences between static and dynamic RAMs
- How a dynamic RAM is addressed and what refresh cycles are for
- DMA (direct memory access)

# 7.1 INTRODUCTION

The internal memory capacity of any microprocessor, with the exception of single-chip microprocessors, is severely limited. The 68000 itself has only a handful of 32-bit locations in which it can store numbers, and these locations are the actual data and address registers available to the programmer. The need for larger, external memories quickly becomes apparent, especially if an application involves number crunching or word processing. The purpose of this chapter is to explore ways of adding external memory to 68000-based systems. We will examine how the 68000's various control signals (AS, DTACK, UDS, LDS, and  $R/\overline{W}$ ) are used to supply memory read and write signals to read-only memories and both static and dynamic random access memories.

In addition we will see how an external device called a **bus master** takes over control of the 68000's memory system during a process called **direct memory access**.

The information provided in this chapter should enable you to design future memory systems from scratch.

Section 7.2 explains the 68000's address and data buses. The importance of bus buffering is discussed in Section 7.3. Section 7.4 shows how the 68000 accesses memory, Section 7.5 covers the design of a memory address decoder, and Section 7.6 introduces the partial-address decoder. Section 7.7 explores the use of a shift register to generate the DTACK signal. Section 7.8 contains a complete 2K word RAM/EPROM memory. In Section 7.9, we show how dynamic RAM can be used with the 68000. Finally, Section 7.10 explains how DMA works.

## 7.2 THE 68000 ADDRESS AND DATA BUSES

The 68000 microprocessor has a 16-bit-wide data bus capable of reading or writing 8 and 16 bits of information at a time, and a 24-bit address bus that can address 16MB of external memory. Only 23 of these address lines, A<sub>1</sub> through A<sub>23</sub>, are available for use. Address line A<sub>0</sub> is used *inside* the processor to control two other signals:  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$ . Byte and word memory transfers are controlled by these signals. The  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  address lines indicate which part of the CPU's data bus is transferring information. Table 7.1 details the operation of the  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  signals.

The levels of the  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  lines are controlled by the state of the 68000's *internal*  $A_0$  bit. If byte addressing is required,  $A_0$  is used to access odd/even memory locations. Word addressing ignores the state of the internal  $A_0$  bit.

When designing a memory system to be both byte and word addressable, good use is made of  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  to enable individual odd/even RAMs or EPROMs.

UDS	LDS	R/W	D <sub>8</sub> -D <sub>15</sub>	D <sub>0</sub> -D <sub>7</sub>
High	High	_	No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low	Low	Valid data bits 0-7*	Valid data bits 0-7
Low	High	Low	Valid data bits 8-15	Valid data bits 8-15*

TABLE 7.1 UDS and LDS functions (Reprinted with permission of Motorola Inc.)

\*These conditions are a result of current implementation and may not appear on future devices.

# 7.3 BUS BUFFERING


Every microprocessor-based memory system, whether EPROM or RAM, will have standard buses connecting it to the microprocessor, whose functions are to direct the flow of information to and from the memory system. These buses are generally called the **control** bus, the **data** bus, and the **address** bus. Figure 7.1 shows the relationship between the CPU, the buses, and the memory system. Note that the address bus is unidirectional, which means that data on the address bus goes one way, from the CPU to the memory system. The data and control buses, on the other hand, are bidirectional. Data may be written to or read from memory, hence the need for a bidirectional data bus. We will soon see why the control bus is also bidirectional.


Whether they are bidirectional or not, some care must be taken when the buses are connected to the memory section. It is possible to overload an address or data line by forcing it to drive too many loads. As always, it is important to *not* exceed the fanout of a digital output. If, for example, a certain output is capable of sinking 2 mA, how many 0.4 mA input can it drive? The answer is 5, which we get by dividing the output sink current by the required input current. If more than 5 inputs are connected, the output is overloaded and its ability to function properly is diminished. Clearly, the possibility of overloading the 68000's address or data buses exists when they are connected to external memory. For this reason, we will **buffer** the address and data buses.

Figure 7.2 shows how the address lines are buffered by connecting them to a standard high-current buffer, the 74LS244 octal line driver/receiver. An address line on the 68000 is capable of sinking 3.2 mA all by itself. When the output of the 74LS244 is used instead, the address line has an effective sink current of 24 mA. This means that six times as many gates can be driven. Buffering the address lines allows the CPU to drive all the devices in our memory system, without the added worry of overloading the address line.

Buffering the data bus is a little trickier because the data bus is bidirectional. Data must now be buffered in both directions. Figure 7.3 shows how this bidirectional buffering is accomplished. The 74LS245 is an octal bus

FIGURE 7.1 Memory bus structure





transceiver. Data flow through this device is controlled by the DIR signal, which tells the buffer to pass data from left to right, or from right to left. Left-to-right data is CPU output data. Right-to-left data is considered CPU input data. The natural choice for controlling the direction of the 74LS245 is the 68000's  $R\overline{W}$  line, which always indicates the direction of data on the 68000's data bus.


In conclusion, then, remember that address and data buses should be buffered so that many gates can be connected to them instead of the few that can be directly driven by the unbuffered address or data line. All designs presented in this chapter will assume that the buses are already well buffered.

# 7.4 ACCESSING MEMORY

In addition to well-buffered address and data buses, a control bus must also be used to control the operation of the memory circuitry. The three operations we have to consider are the following:

- 1. Read data from memory
- 2. Write data to memory
- 3. Do not access memory

The first two cases represent data (bytes or words) that gets transferred between the 68000 and memory. The third case occurs when the 68000 is performing some other duty, internal instruction execution perhaps, and has no need for the memory section. Thus, it appears that the 68000 either accesses



memory or does not access it. Does a processor signal exist that tells external circuitry the 68000 needs to use its memory? Yes, the  $\overline{AS}$  output. A low on  $\overline{AS}$  indicates that the 68000 wishes to access memory. A high shows that the 68000 is busy doing something else. When the memory circuitry sees a low on  $\overline{AS}$ , it will assume that the 68000 is outputting a valid memory address on the address bus. If the memory address falls inside the range of allowable memory addresses, the memory circuitry will tell the 68000 to proceed with the data transfer by pulling the DTACK line low. DTACK is used to synchronize the 68000 will solw memory devices. After issuing a valid memory address and  $\overline{AS}$  signal, the 68000 will enter a wait loop until it sees a low on  $\overline{DTACK}$ . It is the responsibility of the memory circuitry to activate  $\overline{DTACK}$ . During normal  $\overline{DTACK}$ .

Figure 7.4 shows the timing signals for a memory read cycle. The cycle is divided into a minimum of 8 states, S0 through S7. Every two states equal one cycle of the system clock (therefore, the state times are equal to one-half the period of the clock).

During S0, the beginning of the read cycle, the address bus and the function code outputs are in a high-impedance state, and the processor's  $R/\overline{W}$  line is set to a logic 1 (to indicate the read operation).




FIGURE 7.4 Memory read cycle timing

At the start of state S1, the function codes become valid (to indicate the type of bus cycle being performed), and the address bus leaves its high-impedance state to point to the desired memory location.

One-half clock cycle later, the beginning of state S2, the  $\overline{AS}$ ,  $\overline{UDS}$ , and  $\overline{LDS}$  signals become active (the last two depending on the type of read being performed, byte or word). At this point, the external hardware should be in the process of decoding the memory address and activating the selected memory component.


During states S3 and S4, no new signals are issued by the processor. It is during these states that the external hardware will most likely inform the processor to continue with the cycle. It will do this by placing data onto the processor's data bus and by asserting  $\overline{DTACK}$ . The processor will look for  $\overline{DTACK}$  at the beginning of state S5. If  $\overline{DTACK}$  is not asserted (not a logic 0)


by this time, the processor will insert wait states into the cycle, two states at a time, before trying to continue with state S5.

If  $\overline{\text{DTACK}}$  is asserted, the processor will continue through to state S7, where the data on the data bus becomes internally latched, and control signals  $\overline{\text{AS}}$ ,  $\overline{\text{UDS}}$ , and  $\overline{\text{LDS}}$  are negated. This should cause the external hardware to negate  $\overline{\text{DTACK}}$  and also remove data from the data bus. It is necessary that this happen within one clock cycle after the completion of state S7 (somewhere in S0 or S1 at the latest), to ensure proper operation of the processor.

In Figure 7.5, the details of the processor's memory write cycle are shown. This cycle requires a minimum of 10 states (S0 through S9). During state S0, the function code outputs and the address bus are tristated. At the beginning of state S1, these signals become active. At the start of state S2, the processor asserts  $\overline{AS}$ , and takes  $R/\overline{W}$  low, to indicate a memory write cycle. Notice that the issuing of  $\overline{UDS}$  and  $\overline{LDS}$  do not occur at this time, nor is any data placed onto the processor's data bus. This has the double advantage of letting the external hardware prepare the memories for the write operation, as well as giving the bidirectional data bus drivers time to switch directions without bus conflicts.

If DTACK is asserted by the time state S7 begins, the cycle will continue normally. If  $\overline{\text{DTACK}}$  is not asserted, the processor will insert wait states for S7 and S8 until it is. Signals  $\overline{\text{AS}}$ ,  $\overline{\text{UDS}}$ , and  $\overline{\text{LDS}}$  are all negated at the start of S9, the last state in the cycle.





In both cases (read and write), the actual time between negations of  $\overline{AS}$  and  $\overline{DTACK}$  will vary, depending on the external hardware used to implement the design, but is not allowed to exceed the time of one clock period.

In the next section we will see how a memory address decoder uses the address bus and  $\overline{\rm AS}$  to enable ROM and EPROM memories.

#### 7.5 DESIGNING A MEMORY ADDRESS DECODER


The sole function of a memory address decoder is to monitor the state of the address bus and determine when the memory chips should be enabled. But what is meant by *memory chips?* These are the actual RAMs or EPROMs the designer wants to use in the computer. So, before the design begins, it must be decided how much memory is needed. If 8K words of EPROM is enough, then the designer knows that 13 address lines are needed to address a specific location inside the EPROM (because 2 raised to the 13th power is 8192). How many address lines are needed to select a specific location in a 32K memory? The answer is 15, because 2 to the 15th is 32768! The first step in designing a memory address decoder is determining how many address lines are needed just for the memory device itself. Any address lines remaining are used in the address decoder.


Figure 7.6(a) shows a block diagram of a memory address decoder connected to a memory chip. Figure 7.6(b) shows a simplified timing diagram representing the activity on the address bus and the AS output. The memory address decoder waits for a particular pattern on the address lines and a low on  $\overline{AS}$  before making  $\overline{SEL}$  low. When these conditions are satisfied, the low on  $\overline{SEL}$  causes the  $\overline{CS}$  (chip select) input on the memory chip to go low, which enables its internal circuitry, thus connecting the RAM or EPROM to the processor's data bus. When the address bus contains an address different from the one the address decoder expects to see, or if  $\overline{AS}$  is high, the output of the decoder will remain high, disabling the memory chip and causing its internal buffers to tristate themselves. Thus, the RAM or EPROM is effectively disconnected from the data bus.


The challenge presented to us, the designers of the memory address decoder, is to chip-enable the memory device at the correct time. The following example illustrates the steps involved in the design of a memory address decoder.

**Example 7.1:** A circuit containing 64K words (128KB bytes) of RAM is to be interfaced to a 68000-based system, so that the first address of the RAM (also called the **base** address) is at 480000H. What is the entire range of RAM addresses? How is the address bus used to enable the RAMs? What address lines should be used?

**Solution:** Figure 7.7 shows how the memory lines are assigned. Two 64K RAM devices must be used in order to get the 16-bit-wide data bus required by the 68000.  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  will be used to select one of the devices, with each device containing 64K locations.











FIGURE 7.7 Memory address range decoding

Since we are using 64K locations per device, we need 16 address lines to select one of 64K possible addresses. We always use the lowest-numbered address lines first (the least significant ones). We start with  $A_1$  (because  $A_0$  is not available), and use the next 15 just for the RAM. This means that  $A_1$  through  $A_{16}$  go directly to the RAM circuitry, where they will be used to select a location inside the RAM. The remaining 7 address lines,  $A_{17}$  through  $A_{23}$ , are used to select the specific 64K word bank located at address 480000.

To determine the entire range of addresses, first make all the don't cares (the X's in Figure 7.7) zeros. That gives address 480000, the first address in the range of addresses. Next, make all don't cares high to generate the last address, which becomes 49FFFF.

Note that  $A_{22}$  and  $A_{19}$  are high when the 64K word RAM bank is being accessed, while the other 5 upper address bits are low. This particular pattern of 1s and 0s is one of 128 possible binary combinations that may occur on the upper 7 address bits. We need to detect a single pattern, so that the RAM circuit responds only to the address range 480000H to 49FFFFH. The circuit of Figure 7.8 is one way to do this. The output of the 8-input NAND gate is the output of the memory address decoder, which in turn gets connected to the chip-enable inputs of the 64K word RAM bank. The only time the output of the NAND gate will go low is when all of its inputs are high. Since some of the upper address bits are low when the desired memory range is present on the address bus, they must be inverted before they reach the NAND gate. Even though A23, A21, A20, A18, and A17 are low, the NAND gate receives five 1s from them, via the inverters. Since  $A_{22}$  and  $A_{19}$  are already high, there are now seven 1s present on the input of the NAND gate. When AS goes low, indicating a valid memory address, the last required logic 1 is presented to the NAND gate, and its output goes low, enabling the 64K word RAM bank.



In general, a memory address decoder is used to reduce many inputs to a single output. The inputs are address lines and control signals. The single output is usually an enable signal sent to the memory section. Various TTL gates are used depending on the addressing requirements, and the following examples present only a few of the hundreds of ways we can design memory address decoders to suit our needs.

**Example 7.2:** A 16K word EPROM section, with a starting address of 300000, is to be added to an existing memory system. The following circuitry will properly decode the entire address range, 300000 to 307FFF. Note that the address range indicates 32KB of memory. The 8-input NAND gate in Figure 7.9 is used to detect the 30 pattern on the upper 8 address bits, and the 3-input OR gate is used to detect the last address bit  $(A_{15})$  and  $\overline{AS}$  signal. Nine address lines are used in this decoder, because the other 14 are needed to address one of 16K possible byte locations in each EPROM. Two EPROMs are needed for the same reason two RAMs were needed in Example 7.1, and these EPROMs are directly addressed by  $A_1$  through  $A_{14}$ .






FIGURE 7.9 Memory address decoder for 300000-to-307FFF range

**Example 7.3:** Two 16K word memories, an EPROM with a starting address of 600000 and a RAM with a starting address of 700000, are needed for a new memory system. Figure 7.10(a) shows how the EPROM is enabled, and Figure 7.10(b) shows how the RAM section is  $\epsilon$  nabled.

It is useful to perform a timing analysis on the address decoder to determine exactly how long it takes the output (ROMSEL or RAMSEL) to become active once the address bus is stable. The time it takes the address decoder to activate its output is a function of the number of cascaded gate propagation delays in the circuit. In Figure 7.3, there is an initial delay of 15 ns due to the inverters at the inputs of the 8-input NAND gate. The NAND gate itself introduces another 20 ns of delay. Finally, the 3-input OR gate adds an additional 15 ns. The total propagation delay of the circuit is 50 ns. This is how long it





takes the output to become active once the address bus is stable. For a highspeed 68000 system it may be necessary to redesign the address decoder if the delay introduces wait states in the bus cycle.

The propagation delay times shown here are worst-case times for typical 74LSxxx logic gates.

Experienced digital designers can detect binary patterns, and the reward in finding a pattern is generally a reduction in the digital circuitry needed to implement a desired function. Did you notice that the address ranges for the RAM and EPROM in the previous example are very similar? In fact, they are identical, except for the  $A_{20}$  address bit. Let us look at another example to see how we can use pattern detection to simplify the required hardware.

**Example 7.4:** The EPROM and RAM sections of Example 7.3 are enabled by the simplified decoder presented in Figure 7.11. Do you see how the NAND gate is used to detect the 60H pattern, and how the  $A_{20}$  address line is used to enable the RAM *or* the EPROM?




FIGURE 7.11 Combined RAM/EPROM address decoder

In this case, we were able to eliminate one integrated circuit, an 8-input NAND gate. The next example shows how we can design a decoder to respond to *eight* different address ranges.


**Example 7.5:** A 256K byte RAM memory is composed of sixteen 16KB RAMs. The address ranges for the RAMs are as follows:

- 1. 00000 to 07FFF
- 2. 08000 to 0FFFF

- 3. 10000 to 17FFF
- 4. 18000 to 1FFFF
- 5. 20000 to 27FFF
- 6. 28000 to 2FFFF
- 7. 30000 to 37FFF
- 8. 38000 to 3FFFF

How might all eight RAMs be selectively enabled by one device?

**Solution:** Our first thought may be to use eight individual memory address decoders, one for each address range and 16KB RAM pair. But this would be an unnecessary waste of circuitry. If we instead look for a pattern, we see that address lines  $A_{23}$  through  $A_{18}$  (the upper six address lines) are always low in the memory range 00000 to 3FFFF. In addition to this important piece of information, each RAM requires 14 address lines,  $A_1$  through  $A_{14}$ , to select one of



16K locations within the RAM. This leaves us with address lines  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$  actually indicating a specific 32KB memory range. When these three address lines are all low, address range 00000 to 07FFF is selected. When  $A_{15}$  is high, and  $A_{16}$  and  $A_{17}$  are low, address range 08000 to 0FFFF is selected. The last range, 38000 to 3FFFF, is selected when  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$  are all high. What we need then is a circuit that can decode these eight possible conditions by using only the three address lines. Figure 7.12 shows the required circuitry.

In this circuit, a 74LS138 3- to 8-line decoder is used to decode the different memory ranges. The 74LS138 has three select inputs and three control inputs. The select inputs are connected to address lines  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$ . The 3-bit binary number present on the select inputs will pull the selected output of the 74LS138 low (assuming that the 74LS138 is enabled), thus activating a specific RAM bank. To enable the 74LS138, two lows and a high must be placed on its control inputs. The two lows are generated by three-input OR gates, whose outputs are low only when the upper six address lines are low. The AS signal is inverted to generate the last control input.

By using special integrated circuits like the 74LS138 and a simple pattern recognition technique, we are able to greatly simplify the hardware required to generate all of our memory enables.

The last four examples have shown how we can decode a specific range of memory addresses using the full address bus of the 68000. In the next section, we will see how to further simplify our decoder, by using a technique called **partial address decoding.** 


#### 7.6 PARTIAL-ADDRESS DECODING

Although the 68000 is capable of addressing over 16 million bytes of memory, it would be safe to assume that most applications would require much smaller memories. A good example might be an educational 68000 single-board computer, much like the one presented in Chapter 10, which requires only 2K words of EPROM and 2K words of RAM. This type of system needs only 12 address lines. The first 11,  $A_1$  through  $A_{11}$ , go directly to the EPROM and RAM, and the last address line,  $A_{12}$ , is used to select either the EPROM or the RAM. Figure 7.13 details this example system.

In this figure,  $A_{12}$  is connected directly to the CS input of the EPROM, and is *inverted* before it gets to the  $\overline{CS}$  input of the RAM. So, whenever  $A_{12}$  is low, the EPROM is enabled, and whenever  $A_{12}$  is high, the RAM is enabled. We only have to use an inverter to do all the decoding in our memory section!

But what about the other address lines,  $A_{13}$  through  $A_{23}$ ? They are ignored, and here is why: When the 68000 is powered up, a reset exception is generated, and the processor looks first at memory location 000000. The 68000 is looking at memory location 000000 to get part of its initial supervisor stack

FIGURE 7.13 Partial-address decoding for RAM/EPROM



pointer. We had better make sure good data is in that location at power-up. If we use a RAM with a starting memory address of 000000, its contents are random at power-up, and we have only a 1 in 256 chance of seeing the correct data in any location. The chances of fetching a correct long word is 1 in 4,294,967,296! If we instead use an EPROM at 000000, we can be assured that the correct information will be present.


Going back to Figure 7.13, it is clear that the EPROM will be enabled at power-on, since  $A_{12}$  will be low when the processor tries to access location 000000.


But we still do not know why the other 11 upper address lines,  $A_{13}$  through  $A_{23}$  in this case, can be ignored. The answer lies in Figure 7.13. Do you see any address lines other than  $A_{12}$  being used to enable or disable the EPROM or RAM memories? No! Since we ignore these address lines, it does not matter if they are high or low. In this fashion we can read from memory locations 000000, 006000, 3E7000, or FF2000 and get the same data each time. The upper address bits have no effect on our memory circuitry, since we are only using the lower 12 address lines.

Partial-address decoding gives us a way to get the job done with a minimum of hardware. Since fewer address lines have to be decoded, less hardware is needed. This is its greatest advantage. A major disadvantage is that future expansion of memory is difficult, and usually requires a redesign of the memory address decoder. This may turn out to be a difficult, or even impossible, job. The difficulty lies in having to add hardware to the system. If the system has been manufactured by some company, and distributed to a number of users, making changes to all systems becomes a challenge. Furthermore, individuals wanting to make changes themselves may mistakenly place a new memory device into a partially decoded area. This will unfortunately result in two memories being accessed at the same time, probably resulting in invalid data during reads.

As long as these dangers and limitations are understood, partial-address decoding is a suitable compromise and acceptable in small systems.


Two more examples are presented to further show the simplicity of partialaddress decoding. **Example 7.6:** Two 8KB EPROMs are to have a starting address of 4000H. Figure 7.14(a) shows the required partial-address decoding circuitry needed. Whenever  $A_{14}$  is high and  $\overline{AS}$  is low, the output of the NAND gate will be low, which in turn will enable the EPROM pair. Address lines  $A_1$  through  $A_{13}$  are connected directly to the EPROMs, together with  $\overline{UDS}$  and  $\overline{LDS}$ . Figure 7.14(b) shows how the two EPROMs are connected to the system. It is necessary to always implement two EPROMs at a time, to allow for the 68000's word size instruction fetches.





**Example 7.7:** A 32KB EPROM pair needs a starting address of 30000, and a 32KB RAM pair needs a starting address of 20000. The circuitry in Figure 7.15 shows how these addresses are partially decoded. In this example, three-input NAND gates are used to do the decoding. All three inputs must be high for the output to go low (and enable the memories).  $\overline{AS}$  is inverted, so that it presents a 1 when low. A<sub>17</sub> is connected directly, because it is high in both the RAM and EPROM address ranges. Only A<sub>16</sub> changes. It is low for the RAM range and

FIGURE 7.15 Partial-address decoder for 32K EPROM at 30000, and 32K RAM at 20000




high for the EPROM range. Address lines  $A_1$  through  $A_{15}$  are used by the memories themselves.


#### 7.7 GENERATING DTACK


DTACK (data transfer acknowledge) is a signal that tells the 68000 CPU that data may be read from or written into memory. We have ignored this signal so far, so that we could develop an understanding of how memory address decoders work. The first function of the memory address decoder is to monitor the address bus and activate the RAMs or EPROMs when a specific address, or range of addresses, is seen. The second function of the decoder is to tell the CPU to *wait* until the memories have been given enough time to become completely active. A typical RAM might require 200 ns to become active after it gets enabled. This is due to the time required by the internal RAM circuitry to correctly decode the supplied address and turn on its internal buffers. If the decoder did not tell the CPU to wait for 200 ns while this was happening, problems such as data loss might arise. The DTACK signal gives us a way to slow down the 68000 so that it can use slow memories.

In Figure 7.16(a) we see that the output of the address decoder is connected to the memory and to a delay circuit. The delay circuit is used to delay the generation of the  $\overline{\text{DTACK}}$  signal for a time equal to the access time of the memories. This is shown in Figure 7.16(b), where Tacc clearly shows that  $\overline{\text{DTACK}}$  goes low *after*  $\overline{\text{AS}}$  goes low. Notice also that  $\overline{\text{DTACK}}$  goes high when  $\overline{\text{AS}}$  goes high.  $\overline{\text{DTACK}}$  should never be asserted unless the 68000 is accessing memory. For this reason,  $\overline{\text{AS}}$  is also connected to the delay circuit.

How do we delay the generation of  $\overline{\text{DTACK}}$ ? A very simple solution is to use a shift register. Consider the 2-bit shift register of Figure 7.17. It will take two clock <u>pulses for information</u> at the first D input ( $\overline{\text{SEL}}$ ) to get to the second Q output ( $\overline{\text{DTACK}}$ ). So, if  $\overline{\text{SEL}}$  goes low, we expect  $\overline{\text{DTACK}}$  to go low two clock pulses later. If an 8-MHz clock is used, the flip-flops are clocked every 125 ns, which results in  $\overline{\text{DTACK}}$  being asserted 250 ns after  $\overline{\text{AS}}$ !








But we are not finished yet. Remember that we want  $\overline{\text{DTACK}}$  to go high when  $\overline{\text{AS}}$  goes high. Since  $\overline{\text{AS}}$  controls the address decoder, and hence the  $\overline{\text{SEL}}$ signal,  $\overline{\text{SEL}}$  will go high when  $\overline{\text{AS}}$  goes high, but  $\overline{\text{DTACK}}$  will not go high for another 250 ns. Since we want  $\overline{\text{DTACK}}$  to go high when  $\overline{\text{AS}}$  does, we must modify our shift register.

In Figure 7.18, we see that connecting  $\overline{AS}$  to the flip-flops through an inverter *presets* the flip-flops whenever  $\overline{AS}$  is high. The high on  $\overline{AS}$  causes a low on the preset inputs, which force the Q outputs, and thus  $\overline{DTACK}$ , to be high. When  $\overline{AS}$  goes low at the start of a memory reference, the preset inputs are pulled high and data may be clocked through the shift register. The instant  $\overline{AS}$  goes high (indicating the completion of the memory cycle), the flip-flops will be preset, causing  $\overline{DTACK}$  to go high.





The delay time needed depends on the type of memory being used, the clock frequency, and the size (in stages) of the shift register. A one-shot (mono-stable multivibrator) could be used as well, but would not be as stable as the digital circuit due to the nature of the resistor/capacitor network needed.

We finish this section with an example of a delay circuit. In our next section we will see a complete schematic of a 2K word RAM/EPROM memory.




FIGURE 7.18 Improved DTACK delay generator

**Example 7.8:** A delay circuit is composed of three D-type flip-flops connected as a 3-bit shift register driven by a 4-MHz clock. Compute the length of the delay generated by this circuit.

**Solution:** The length of delay is three times the period of the clock. A 4-MHz clock has a period of 250 ns; therefore the delay time is 750 ns.

Can the delay time in this circuit be doubled (to 1.5  $\mu$ s) by adding only one more flip-flop? The answer is yes, and is left for you to prove as a homework problem.

#### 7.8 A COMPLETE RAM/EPROM MEMORY

Now that we have covered all of the required basics, a complete memory design is presented. Figure 7.19(a) details the EPROM section, and Figure 7.19(b)




FIGURE 7.19 Complete RAM/EPROM memory: (a) 2K word EPROM at 0000 and (b) 2K word RAM at 8000

details the RAM section. The partially decoded address of the EPROM section is 0000 and is 2K words long. The partially decoded address of the RAM section is 8000 and is also 2K words long.

Note that each section has its own decoder and DTACK delay generator. It is possible to use a single circuit to generate DTACK for both sections. Can you figure out how?

The OR gates in the <u>EPROM section</u> are used to output-enable the 2716s, depending on the state of  $\overline{\text{LDS}}$  and  $\overline{\text{UDS}}$  and the state of the R/W line. We only output-enable the EPROMs when the 68000 is doing a memory read from the EPROM address range.

The RAM section contains two 6116-type memories, which are 2KB RAMs. Some extra circuitry is needed in this section to allow for memory write operations.

In both sections, one memory chip is connected to the lower data bus bits  $(D_0 \text{ through } D_7)$ , and the other to the upper data bus bits  $(D_8 \text{ through } D_{15})$ . This scheme allows for byte and word transfers between the 68000 and the memory section.

It is important to note that the EPROM section *must* be 16 bits wide, because *all* 68000 instructions are multiples of 2 bytes in length. The RAM section, on the other hand, may be cleverly designed as a bytewide memory, if the software used always performs byte reads and writes to the RAM section.

In the next section we will see how dynamic RAM can be interfaced to the 68000 CPU.

#### 7.9 DYNAMIC RAM INTERFACING

#### What is Dynamic RAM?

Dynamic RAM is a special type of RAM memory that is currently the most popular form of memory used in large memory systems for microprocessors. It is important to discuss a few of the specific differences between static RAMs and dynamic RAMs. Static RAMs use digital flip-flops to store the required binary information, whereas dynamic RAMs use MOS capacitors. Because of the capacitive nature of the storage element, dynamic RAMs require less space per chip, per bit, and thus have larger densities. At the time of this writing, static RAMs are available in 28-pin packages in the 32K by 8-bit size, and dynamic RAMs are available in 16-pin packages, with 256K bit storage densities, at a much lower price!

In addition, static RAMs draw more power per bit. Dynamic RAMs employ MOS capacitors that retain their charges (stored information) for short periods of time, whereas static RAMs must saturate transistors within the flip-flop to retain the stored binary information, and saturated transistors dissipate maximum power.

A disadvantage of the dynamic RAM stems from the usage of the MOS capacitor as the storage element. Left alone, the capacitor will eventually dis-

charge, thus losing the stored binary information. For this reason the dynamic RAM must be constantly **refreshed** to avoid data loss. During a refresh operation, all of the capacitors within the dynamic RAM (called DRAM from now on) are recharged.

This leads to a second disadvantage. The refresh operation takes time to complete, and the DRAM is unavailable for use by the processor during this time.

Older DRAMs required that all storage elements inside the chip were refreshed every 2 ms. Newer DRAMs have an extended 4-ms refresh time, but the overall refresh operation ties up an average of 3 percent of the total available DRAM time, which implies that the CPU only has access to the DRAM 97 percent of the time. Since static RAMs require no refresh, they are available to the CPU 100 percent of the time, a slight improvement over DRAMs.

In summary, we have static RAMs that are fast, require no refresh, and have low bit densities. DRAMS are slower and require extra logic for refresh and other timing controls, but are cheaper, consume less power, and have very large bit densities.

#### Accessing Dynamic RAM

A major difference in the usage of DRAMs lies in the way in which the DRAM is addressed. A 64K bit DRAM requires 16 address bits to select one of 65536 possible bit locations, but its circuitry contains only 8 address lines. A study of Figure 7.20 will show how these 8 address lines are expanded into 16 address lines with the help of 2 additional control lines: RAS and CAS.

The 8 address lines are presented to row and column address buffers, and latched accordingly by the application of the  $\overline{RAS}$  and  $\overline{CAS}$  signals. To load a




FIGURE 7.20 Internal block diagram of a 64K bit dynamic RAM


<u>16-bit</u> address into the DRAM, 8 bits of the address are first latched by pulling  $\overline{RAS}$  low. Then the other 8 address bits are presented to  $A_0$  through  $A_7$ , and  $\overline{CAS}$  is pulled low. By adding just one more address line to the DRAM, the addressing capability is increased by a factor of 4, since one extra address line signifies an extra row and column address bit. This explains why DRAMs tend to quadruple in size with each new release.

The actual method for addressing the DRAM is presented in Figure 7.21. First the 8 row address bits are applied to  $A_0$  through  $A_7$ , and  $\overline{RAS}$  is pulled low. Then  $A_0$  through  $A_7$  receive column address information, and  $\overline{CAS}$  is pulled low. After a short delay, the circuitry inside the DRAM will have decoded the full 16-bit address, and reading or writing may commence.

The row address strobe and column address strobe signals must be generated within 100 ns of each other to avoid data loss. The specific timing requirements for the DRAM depend on the manufacturer.

External logic is needed to generate the RAS and CAS signals, and also take care of presenting the right address bits to the DRAMs. The circuit of Figure 7.22 shows an example of the required logic.

The operation of this circuit is as follows: The address decoder monitors the address bus for an address in the desired DRAM range, and outputs a logic 0 when it sees one. Normally the three Q outputs of the shift register are all high. The first clock pulse will shift the logic 0 from the address decoder to the output of the first flip-flop, causing  $\overline{RAS}$  to go low. Since the output of the second flip-flop is still high, the 74LS157s (quad 2-line to 1-line multiplexers) are told to pass processor address lines  $A_0$  through  $A_7$ . This is how we load the ROW address bits into the DRAM.






FIGURE 7.22 Address bus selector for DRAM

The second clock pulse will shift the logic 0 to the second Q output (the first is still low also), which causes the 74LS157s to select the processor address lines  $A_8$  through  $A_{15}$ . These address bits are recognized and latched by the DRAM when the third clock pulse occurs, because the logic 0 has been shifted

to the third Q output, which causes  $\overline{CAS}$  to go low. The DRAM has been loaded with a full 16-bit address, and reading or writing may commence. At the end of the read or write cycle,  $\overline{AS}$  will go high, presetting all three flip-flops via the preset line, and the shift register reverts back to its original state.

This sequence will repeat every time the address decoder detects a valid address.  $% \left( {{{\left( {{{{\left( {{{c}} \right)}}} \right.}} \right)}_{\rm{c}}}} \right)$ 

Figure 7.23 shows a complete DRAM addressing circuit with read-write logic. When the 74LS138 detects a valid memory address, one of its 8 outputs will go low, removing the 74LS175 quad D flip-flop from its forced-clear state. All four Q outputs are high at this time. As a logic 1 shifts through the 74LS175 (connected as a 4-bit shift register), the RAS, R/W, and CAS signals will be generated. The resistors in the address and control lines are called **damping** resistors, and are used to control the waveshape of the digital signals to the DRAMs. The damping resistors reduce ringing and other noise that would normally occur in a high-speed digital system. The only circuitry missing from Figure 7.23 is the required refresh logic, which we will study in the next section.

#### **Refreshing Dynamic RAM**

Previously we learned that DRAMs need to be refreshed, or the MOS capacitors that retain the binary information will discharge and data will be lost. Older DRAMs required that all cells (storage elements) be refreshed within 2 ms. Though the process of reading or writing a DRAM cell is a form of refresh, it is possible that entire banks of DRAM remain inactive while the CPU addresses other memories or I/O devices, so a safe designer will include a refresh circuit in the new DRAM system.

Newer DRAMs (such as the MCM6664) contain a single control line called  $\overline{\text{REF}}$  that automatically refreshes the DRAM whenever it is pulled low. We will instead look at the process that is used to refresh a DRAM and the circuitry needed to control the process.

DRAMs are internally designed as a grid of memory cells arranged as a matrix, with an equal number of rows and columns (hence the RAS and CAS control signals). A 4K bit DRAM would need 12 address lines: 6 for the row decoder and 6 for the column decoder. Each decoder would pick one row and column out of a possible 64. During a refresh operation, all 64 column cells would be refreshed by the application of a single RAS signal. This is called **RAS-only refresh**. To refresh all 4096 bits, it is only necessary to RAS select all 64 rows. A larger DRAM, a 64K bit one for example, would require RAS selecting more rows (256 in this case). The easiest way to ensure that all rows get selected during a refresh operation is to use a binary counter and connect the output of the counter to the DRAM address lines during a refresh. To ensure that the DRAMs get refreshed periodically, a timer is needed to generate a REFRESH signal. The REFRESH signal will suspend processor activity while the DRAM is refreshed. Figure 7.24 shows how a 555 timer can be used to generate a REFRESH signal every 100  $\mu$ s. The 555 timer clocks a D-type




FIGURE 7.23 Complete DRAM addressing circuit

flip-flop, whose output is  $\overline{\text{REFRESH}}$ . When the refresh cycle is completed, DONE is used to preset the flip-flop and remove the  $\overline{\text{REFRESH}}$  request, until the 555 times out again. Figure 7.25 shows how the refresh timer, together with the  $\overline{\text{RAS}}$  refresh circuitry, is used to refresh the DRAMs. When the 555 timer initiates a refresh cycle,  $\overline{\text{REFRESH}}$  will go low, issuing a  $\overline{\text{BR}}$  (bus request) to the 68000. The processor will respond by asserting  $\overline{\text{BG}}$ , which allows




FIGURE 7.24 555 timer generates refresh signals every 100 µs




FIGURE 7.25 DRAM refresh generator

214

a 0 to be clocked into the 2-bit shift register used to control RAS and DONE. When RAS is active, bits  $A_1$  through  $A_8$  of the address bus will contain the 8-bit counter value (the current state of the 74LS393). When DONE is active, the refresh flip-flop is preset, which removes the BR signal. This causes the processor to release BG, which in turn causes the 2-bit shift register to be loaded with 1s. At this point, the bus request is over, and the processor resumes execution. Since the 555 timer also clocks the 8-bit counter, a unique row address is generated each refresh cycle.

#### A Dynamic RAM Controller

We may conclude that the circuitry required to address, control, and refresh DRAMs is both complicated and extensive (which may translate into *expensive*). There must be a simpler way.

There is!

Various companies make DRAM controller devices that take care of all refreshing and timing requirements needed by the dynamic RAMs. Most will support 16K, 64K, and 256K dynamic RAMs. All circuitry is contained in a single package in most cases. The DRAM controller does its work independently of the processor. This means that the DRAM controller will issue a wait to the processor when the processor tries to access memory during a refresh cycle. Figure 7.26 shows how a DRAM controller is used in a 68000-based system. Using a dedicated DRAM controller minimizes the time required to design, debug, and eventually troubleshoot DRAM memory systems. It may also be more cost effective in the long run.

#### **Dynamic RAM Summary**

Our study of DRAMs has shown that they are slow and require complicated circuitry to get them to work (unless a DRAM controller is used). On the other hand, DRAMs are cheaper, per bit, than static RAM, they consume less power,




FIGURE 7.26 DRAM controller interfacing

and have much larger bit densities. With the advance of the microcomputer into the word processing arena, where very large memories are needed to store and manipulate text, dynamic RAM becomes a very economical solution. Image processing, large informational databases, and virtually any large storage system is an ideal choice for the use of dynamic RAMs. Furthermore, interfacing dynamic RAMs is made easier with the use of a DRAM controller.

#### 7.10 DIRECT MEMORY ACCESS

Direct memory access, usually called DMA for short, is a process in which a device external to the CPU requests the use of the CPU's buses (address bus, data bus, and control bus), for its own use. Examples of external circuits that might wish to perform DMA are video pattern generators, which share video RAM with the CPU, and high-speed data transfer circuits such as those used in hard disks.


In general, a DMA process consists of a **slave** device requesting the use of the **master's** buses. In a microprocessor-based system, the master is usually the CPU. Once the slave device has control of the bus it can read or write to the system memory as necessary. When the slave device is finished, it releases control of the master's buses, and system operation returns to normal.

An example of why DMA is a useful technique can be illustrated in the following way: Suppose that you wish to add a hard disk storage unit to your microcomputer. The hard disk boasts a data transfer rate of 5 million bytes per second. This comes to one byte transferred every 200 ns! Most microprocessors would be hard put to execute even *one* instruction in 200 ns, much less the multiple number of instructions that would be required to read the byte from the hard disk, place it in memory, increment a memory pointer, and then test for another byte to read. A DMA controller would be very handy in this example. It would merely take over the CPU's buses, write all the bytes into memory very quickly, and then return control to the CPU.

To perform DMA on the 68000, three signals must be used. They are the  $\overline{\text{BR}}$  (bus request),  $\overline{\text{BG}}$  (bus grant), and  $\overline{\text{BGACK}}$  (bus grant acknowledge) signals. The flowchart in Figure 7.27 shows how an external device requests the 68000's bus, gets it, and finally gives it back. Figure 7.28 shows the typical bus timing during a DMA operation. It is important to note that the device performing the DMA is responsible for maintaining the DRAM refresh requirements, either by performing them itself, or by allowing them to happen normally with existing circuitry.

#### 7.11 SUMMARY

In this chapter we studied some of the most common methods used in the design of memory circuitry for microprocessor-based systems. Bus buffering, full- and partial-address decoding, direct memory access, and the logical requirements for static and dynamic RAMs were covered. A good designer will



employ many of these techniques in an effort to construct a new system that is logically simple and elegant and also functional and easy to troubleshoot. The end-of-chapter questions are designed to further test your knowledge of these topics, and you are encouraged to work *all* of them to increase your ability to design memory address decoders, partial-address decoders, and complete memory systems.

In the next chapter you will see how a different technique, **memorymapped I/O**, is used to implement serial and parallel communication, through the use of specialized peripherals.

#### STUDY QUESTIONS

- 1. Explain the different functions of the internal  $A_0$  bit when used for:
  - a) byte addressing
  - b) word addressing

2. How does the  $R/\overline{W}$  line in Figure 7.3 control the direction of the 74LS245?




FIGURE 7.28 Bus arbitration cycle timing

- Show the states of UDS and LDS, when the 68000 is involved in the following memory accesses:
  - a) a byte write to address 3000
  - b) a byte write to address 3001
  - c) a word write to address 3000
- 4. Explain the difference between synchronous and asynchronous data bus transfers, and what processor signals are used in each method.
- 5. If a state time in a 68000-based system is 250 ns, what is the minimum time spent doing a memory read?
- 6. When (and why) are wait states inserted into memory accesses?
- 7. Calculate the worst-case delay time for each address decoder in Figure 7.29.
- 8. Why do wait states always come in twos?





FIGURE 7.29 For Questions 7.7, 7.15, and 7.16

- 9. For the state time of Question 5, what is the time spent doing a memory read with two wait states?
- 10. Two 2K by 8 EPROMs are used to make a 2K word memory. How many address lines are needed for the EPROMs? What upper address lines must be used for the decoder?
- 11. For the memory of Question 10, what is the address of the last memory location, if the starting address of the EPROM is E04000?
- Design a memory address decoder for the EPROM memory of Question 9, using a circuit similar to that in Figure 7.8.
- 13. Repeat Questions 10 through 12 for these memory sizes and starting addresses:
  - a) 8K words, base address of CD0000
  - b) 32K words, base address of 8C0000
  - c) 256K words, base address of 180000
- 14. Explain why it is not possible for an 8K word memory to have a starting address of 1000H.
- 15. What are the decoded address ranges for the circuits in Figure 7.29?
- **16.** What signal (or signals) is missing from the address decoder in Figure 7.29? Modify the decoders to include the missing signal (or signals).
- 17. What are the address range groups for the decoder in Figure 7.30?


FIGURE 7.30 For Question 7.17




18. Use a circuit similar to that of Figure 7.30 to decode these address ranges:

108000 to 1087FF 108800 to 108FFF 109000 to 1097FF 109800 to 109FFF 10A800 to 10A7FF 10B800 to 10B7FF 10B800 to 10B7FF


- 19. Why is RAM preferred in memory from 0 to 3FF, instead of EPROM?
- 20. What are two main advantages gained in using partial-address decoding? Two disadvantages?
- 21. Give three possible address ranges for each decoder in Figure 7.31. Address lines  $A_1$  through  $A_{13}$  are used by the memories.
- 22. Suppose that three different memory decoders have output signals RAMA, RAMB, and ROM. Design a circuit to generate a DTACK delay of 200 ns using a 100-ns-period clock and a circuit similar to that of Figure 7.17. Any of the three signals going low triggers the generator.
- 23. Why is the delay circuit eliminated in synchronous bus transfers?
- 24. Design a 16K word memory using 8K-byte EPROMs. Show the address and data line connections to all EPROMs and the circuitry needed to switch between the two 8K word sections.
- 25. How do the RAS and CAS lines on a DRAM eliminate half of the required chip address lines?
- **26.** Why does the size of a DRAM go up by a factor of 4 for each single address line that is added?
- 27. Why do DRAMs consume less power that static RAMs?
- 28. Explain how DRAM refreshing could be accomplished using an interrupt service routine.
- **29.** Find a memory data book and determine the size of static and dynamic RAMs that are available. Also look up their access times.
- 30. How does program execution change on a system that supports DMA?
- 31. What is the 68000 doing while its external buses are involved in a DMA transfer?
- **32.** Name at least three operations that might require the high data-transfer rate of DMA.






(b)

(d)






(c)



(e)





### CHAPTER

# 8

## I/O System Design

#### Objectives

In this chapter you will learn about:

- Memory-mapped I/O
- Parallel data transfer
- Serial data transfer
- The basics of memory-mapped video

#### 8.1 INTRODUCTION

In the last chapter we saw how memory systems were designed for use with the 68000. I/O systems are designed in a similar way. I/O peripherals are interfaced with the 68000 through the same kind of address decoders we used in the previous chapter. These I/O address decoders are used to map hardware peripheral registers to specific memory locations. When the processor reads or writes into one of these **memory-mapped I/O** locations, some action will be taken by the peripheral device. The techniques involved in performing memory-mapped I/O will be introduced in this chapter through the use of 6800-based peripherals. More I/O interfacing will be shown in Chapter 9.

Section 8.2 describes the way memory-mapped I/O is used to transfer information between the processor and the outside world. Sections 8.3 and 8.4 detail two specific types of memory-mapped I/O: parallel data transfer and serial data transfer. A special kind of I/O called memory-mapped video is covered in Section 8.5.

#### 8.2 MEMORY-MAPPED I/O

Normally, a memory location, or group of locations, is used to store program data and other important information. Data is written into a particular memory location and read later for use. Through a process called memory-mapped I/O, we remove the storage capability of the memory location and instead use it to communicate with the outside world. Imagine that you have a keyboard that supplies an 8-bit ASCII code (complete with parity) whenever you press a key. Your job is to somehow get this parallel information into your computer. By using memory-mapped I/O, a memory *location* may be set aside that, when read, will contain the 8-bit code generated by the keyboard. Conversely, data may be sent to the outside world by writing to a memory-mapped output location. The 68000 CPU is capable of performing memory-mapped I/O in either byte or word lengths. All that is required is a memory address decoder, coupled with the appropriate bus circuitry. For a memory-mapped output location, the memory address decoder provides a clock pulse to an octal flip-flop capable of storing the output data. A memory-mapped input location would use the memory address decoder to enable a tristate octal buffer, placing data from the outside world onto the CPU's data bus when active. Figure 8.1 shows the circuitry for an 8-bit memory-mapped I/O location, sometimes referred to as a memory-mapped I/O port. The memory address decoder may be used for both input and output. Study Figure 8.1 and see how the R/W line is used to control the operation of the memory-mapped I/O port. The design of the address decoder is shown in Figure 8.2. Note the number of address lines used in the decoder. Partial-address decoding would greatly simplify the logic needed here.

#### 8.3 PARALLEL DATA TRANSFER: THE 6821 PIA

In the previous section we examined the operation of a simple I/O port that used a technique called memory-mapped I/O to send and receive data with the outside world. Although the hardware was simple and dedicated to fixed 8-bit I/O, the message is clear: Memory addresses may be used to perform external CPU I/O. In this section we will look at parallel I/O again, now seeing how a dedicated peripheral, the 6821 peripheral interface adapter (PIA), uses a number of memory-mapped locations to implement parallel I/O with the external system hardware. The 6821 was initially designed for use in 6800-based systems, but we will examine the method used to interface it with the 68000.

Figure 8.3 shows a simple block diagram of the 40-pin 6821, and also a pinout of the device. The block diagram contains a fair amount of symmetry between the logical functions. That is because the 6821 supports two separate 8-bit ports. These two ports (A and B) are configured by software and may drive two TTL loads. In addition, port A will also drive CMOS loads.





FIGURE 8.1 Memory-mapped I/O circuitry

In the next two sections we will examine both the software and hardware requirements for operating this device and the method needed to connect the 6821 to a 68000-based system.

#### Programming the 6821

Did you notice that the block diagram of the 6821 contained control and data direction registers for both the A and B interfaces? Together, these two registers give the programmer a very flexible I/O system. Each *bit* in the A and B interfaces may be programmed as either an input or an output bit. By writing

FIGURE 8.2 Address decoder for memory-mapped I/O device




the appropriate data into the data direction register, the programmer may configure each signal line ( $PA_0$  through  $PA_7$ , and  $PB_0$  through  $PB_7$ ). This has the great advantage of allowing the software to adjust to new system requirements, without having to make changes to the actual output circuitry. In addition, there are additional signal lines ( $CA_1$ ,  $CA_2$ ,  $CB_1$ , and  $CB_2$ ) that may be programmed to allow interrupts, and strobe signals for each port.


Selecting any configuration involves the exchange of data between the CPU and the 6821 control/data direction registers. This is accomplished by writing the appropriate data to specific memory locations. These locations act like memory locations that we utilize to make up EPROM or RAM memory, except they reside in the 6821 peripheral and therefore we make use of two new processor signals to control the data exchange. We will get to these signals in the next section. For now, all we have to understand is that once the hardware is installed, we may use the 6821 like a handful of memory locations: writing data to the 6821 may output data on the port A or B lines, and reading data from the 6821 may input data from port A or B.

To learn how to configure the 6821, let us look only at the port A side. The programming of port B is identical, except for the memory addresses that select the port B registers.

Figure 8.4 shows the bit assignments within the side A control register. The first bit of importance is bit 2, DDR access. This bit controls the path that

-





output data takes when written to the 6821. If bit 2 is low, the data direction register gets the output data, and when it is high the output register receives the data. When the 6821 receives a RESET signal, all bits in each port are set up for input. To make a particular bit an output bit, a logic 1 must be written into the corresponding bit in the data direction register. For example, writing a 0FH into the data direction register for side A makes  $PA_0$  through  $PA_3$  outputs and  $PA_4$  through  $PA_7$  inputs.

The short code sequence that follows may be used to program the side A data lines, assuming that no programming of the 6821 has been attempted since power-on:

```
MOVE.B
         #00H.D3
                                     :Control word to select DDR
MOVEA.L
         #20002H,A5
                                     ;memory address for control register A
MOVE.B
         D3.(A5)
                                     ;write data to control register A
MOVE, B
         #0FH.D5
                                     ;I/O configuration
MOVEA.L
         #20000H.A5
                                     ;memory address for DDRA
MOVE.B
         D5,(A5)
                                     ;write data to DDRA
```




FIGURE 8.4 Control register bit assignments for the 6821 (Reprinted with permission of Motorola Inc.)

The code sequence assumes that the 6821 has a base address of 20000. This makes 20000 the location for peripheral/data direction registers A, 20002 control register A, 20004 peripheral/data direction registers B, and 20006 control register B.

All other bits in the control register select different configurations that may be used for handshaking with circuitry connected to the 6821. For example, bit 1 selects the activity needed on the  $CA_1$  input (rising-edge or fallingedge) needed to set an interrupt flag. This of course assumes that the interrupt has already been enabled to bit 0 in the control register.

Bits 3, 4, and 5 select whether the  $CA_2$  line is an input or an output, and what type of interrupt/strobing option is used. Bits 6 and 7 are interrupt flags that are set by various actions on the  $CA_1$  and  $CA_2$  lines.

Since simple parallel LO without handshaking is our requirement here, we will not go into detail on these special functions. We need only concern ourselves with the function of bit 2. If we use zeros for all other control bits, we will always disable the special interrupt/strobing features when we write data into the control register.

To access the 6821 through the previous memory locations we must have an address decoder that will become activated by the presence of the 6821's memory-mapped addresses on the 68000's address bus. We will see how this is accomplished in the next section.

#### Interfacing the 6821

TABLE 8.1

addressing

Internal 6821

You may wish to review the pinout of the 6821 PIA in Figure 8.3(b). Pins 2 through 19, 39, and 40 are all I/O pins. The CPU data bus connects to  $D_0$  through  $D_7$  (pins 33 through 26). IRQA and IRQB are interrupt outputs that may be used to interrupt the 68000. RS<sub>0</sub> and RS<sub>1</sub> are the register select inputs. We normally use lower address bits  $A_1$  and  $A_2$  on these lines to control the selection of internal 6821 registers. Table 8.1 shows how RS<sub>0</sub> and RS<sub>1</sub> point to these registers.

The 6821 also contains three chip-select inputs  $CS_0$ ,  $CS_1$ , and  $\overline{CS}_2$ . When these signals are in their active state (high, high, and low), the 6821 will communicate with the CPU data bus. However, it must do its data transfer at

RS1	RS0	Register Selected
0	0	peripheral/data direction A*
0	1	control A
1	0	peripheral/data direction B*
1	1	control B

\* Depending on state of CRA(B) bit 2.

a much slower rate than normal memory. This is because the 6821 is a peripheral designed for use with the slower 6800 CPU. But this does not matter; the designers of the 68000 took this into account and supplied CPU signals that allow us to complete the interfacing. These signals are the E clock,  $\overline{VMA}$  (valid memory address), and  $\overline{VPA}$  (valid peripheral address).

The E clock is controlled by the main CPU clock, except that its frequency is 10 times smaller and has a 40 percent duty cycle. This means that an 8-MHz 68000 will have an E clock equal to 800-kHz that is high for 500 ns and low for 750 ns. The E clock synchronizes the faster 68000 with the slower 6821 logic circuitry. Data transfers that use the E clock in this fashion are called **synchronous** data transfers, and take additional time to complete because of the need to wait for synchronization to occur.

The VPA signal is an input to the 68000 that tells it the address bus contains the address of a slow peripheral and that its bus cycle must be modified to allow synchronization with the E clock. The VPA signal is generated by the address decoder for the 6821 (or other peripheral) in much the same way we generated the DTACK signal, except there is no need to delay before pulling VPA low.

When the processor detects the active  $\overline{VPA}$  signal, it will respond by pulling  $\overline{VMA}$  low. This output signal may be used to complete the enabling of the peripheral device. Figure 8.5 shows a general interfacing scheme for the 6821.




FIGURE 8.5 6821-to-68000 interface

Notice how the remaining address lines, as well as  $\overline{AS}$  and  $\overline{LDS}$ , are used as inputs to the address decoder. These signals determine the base address of the 6821 (we assume that  $RS_0$  and  $RS_1$  are 0s).

Another 16 bits of I/O may be added easily by connecting a second 6821 to the existing circuitry. In this case, the second PIA may communicate over the upper half of the data bus, providing the ability for full 16-bit data transfers if so desired.

A simple I/O application utilizing the 6821 is shown in Figure 8.6. Port A has been programmed for input and is connected to a set of switches. An open switch makes a logic 1 and a closed switch makes a 0. Port B is connected to a set of light-emitting diodes. A logic 1 on any port B output will turn on its associated LED. The following routine reads the switch byte from port A and uses it to load a counter with an initial value. The counter is used to provide some delay between outputs to port B. A binary count is output to port B to flash the LEDs in a specific pattern. The purpose of the switches is to control the speed at which the LEDs count. A circuit such as this is very useful for exploring the operation of the 6821.

The software assumes that the 6821 has already been programmed and that A0 and A1 point to port A and port B, respectively.

BINCNT	CLR.B	D1	;clear display counter
GETSW	MOVE.B	(AO),DO	;read switches




FIGURE 8.6 6821 I/O Application

	MOVE.B	#0FFH,D0 #8,D0 D1,(A1) #1,D1	<pre>;clear bits 8-15 ;shift switch data into bits 8-15 ;output to LEDs ;increment display counter</pre>
WAIT	NOP NOP DBF BRA	D0,WAIT GETSW	;waste a little time ;stay in loop until D0 = -1 ;go read switches again

The routine is written to allow the speed to be changed while the program is running.

When parallel data I/O is not enough, we may wish to add serial I/O. The next section will show how this other standard form of communication may take place.

# 8.4 SERIAL DATA TRANSFER: THE 6850 ACIA


Our digital experience has shown us that there are dedicated integrated circuits called UARTs (for universal asynchronous receiver/transmitter), whose function is to convert parallel data (usually in the form of ASCII characters) into a serial data stream, and vice versa. The UARTs operate over a wide range of data rates and are easily configured for different data sizes, parity checks, and so on. In this section we will examine the operation of the Motorola 6850 ACIA (asynchronous communications interface adapter), which is a UART initially designed for the 6800.


Figure 8.7 shows the pinout and block diagram of the 6850, which consists mainly of a control section and data transmitter/receiver sections. The control section allows the 6850 to be programmed by enabling special bits in a control register. Through this register we can modify the internal timing of the 6850, reset it, choose 7 or 8 data bits per character, and also control the parity and stop bits. In order to use the control register, we must be able to write data into it. For this reason we select a memory-mapped address for the 6850, and use it like a regular memory location.

We will look first at the methods used to program the 6850, and then at the hardware requirements that must be satisfied to interface the 6850 with the 68000.

## Programming the 6850

The 6850 is configured by writing a particular binary control word into its control register. Figure 8.8 shows the control bit assignments within the 6850's control register. Before any programming of the 6850 is attempted, it is a good idea to give the device a master reset command. This ensures that the timing signals inside the 6850 are synchronized and that the device is ready for programming. To issue the master reset command, bits 1 and 0 of the control word should be high, with all other bits low. This control word (03) is then written into the memory-mapped location that selects the control register.





The BAUD rate of the 6850 is determined by both the external BAUD rate clock applied to the RxC and TxC pins and also the setting of bits 1 and 0 in the control register. If these bits are both low, no frequency division occurs. If bit 0 is high with bit 1 low, the 6850 operates on an internal BAUD rate that is 1/16th that of the external clock frequency. Example 8.9 shows how the divide select bits are used.

**Example 8.1:** A 6850 has a 38.4-kHz clock connected to its RxC and TxC pins, and bits 1 and 0 in the control register have been set to 0 and 1, respectively. What is the BAUD rate?

**Solution:** Dividing 38.4 kHz by 16 gives 2400 Hz, causing the 6850 to operate at 2400 BAUD (2400 bits/second).

Control register bits 2, 3, and 4 are used to select the number of data bits per character (7 or 8), the type of parity used (odd, even, or none), and the number of stop bits. A 110 code on bits 4, 3, and 2 results in 8 data bits, even parity, and 1 stop bit.

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	
						4	↓ ·	
						0	0	÷ 1
						0	1	÷ 16
						1	0	÷ 64
						1	1	Master reset
			•	•		Data	Parity	Stop
			0	0	0	7	Even	2
			0	0	1	7	Odd	2
			0	1	0	7	Even	1
			0	1	1	7	Odd	1
			1	0	0	8	None	2
			1	0	1	8	None	1
			1	1	0	8	Even	1
			1	1	1	8	Odd	1
	*	*	RTS					
	0	0	0			interrupt		
	0	1	0			interrupt		
	1	0	1			interrupt		
	1	1	0	Tran	smitting transmi	interrupt	disabled a evel on Tx	nd D
					transmi	n oreak ie	ACT OF TX	,D
•								
0	Receive	interrupt	disabled					
1		interrupt						

FIGURE 8.8 The 6850 control register

The remaining bits are used in special handshaking and interrupt schemes that we will not go into here. A low on these three bits disables their functions.

Once the 6850 is configured, its operational status may be checked by examining various bits in its status register. Figure 8.9 shows the bit assignments in this register.

Bit 0 indicates receive data register full (RDRF) when high. The 6850 has received and decoded a character, which may be read from the 6850's data register.

Bit 1 indicates transmit data register empty (TDRE) when high. A new character may be transmitted by writing it into the 6850's data register.

Bit 2 is data carrier detect  $(\overline{DCD})$  when low. When the 6850 is used to communicate with a MODEM,  $\overline{DCD}$  indicates the presence of a carrier via the  $\overline{DCD}$  input of the 6850 (pin 23).  $\overline{DCD}$  may be used to generate an interrupt request via the receive interrupt enable bit in the control register.

Bit 3 indicates clear to send (CTS) when low. Again an external input (CTS on pin 24), together with a MODEM, may be used to control this bit. CTS will inhibit the TDRE bit when it is high.

 
 FIGURE 8.9 register
 The 6850 status
 7
 0

 IRQ
 PE
 OVRN
 FE
 TDRE
 RDRF

Bit 4, framing error (FE), indicates that a problem has occurred with the most recently received character. When high, problems such as a missing stop bit, break character detection, or loss of synchronization may have occurred.

Bit 5 indicates receiver overrun (OVRN) when high. If more than one character is received before the data register is read, data is lost and only the last character received is available.

Bit 6, when high, shows that a parity error (PE) has occurred. This means that the most recently received character's parity did not match the parity selected by the control register.

Bit 7 is interrupt request (IRQ), and is used to show the state of the IRQ output (pin 7). Interrupt conditions enabled via the control register will affect this status bit.

The programmer must utilize the 6850's status bits in order to ensure proper serial data communication. Figure 8.10 shows how the first two bits are used to implement a simple serial input/output procedure.

Both flowcharts indicate that repeated testing of the RDRF/TDRE bits may be necessary. An example to show the importance of this repeated testing follows.


**Example 8.2:** Suppose that a 6850 is configured to transmit and receive data at 1200 BAUD, with 7 data bits, odd parity, and 1 stop bit. How long does it take to fully transmit or receive a character?

**Solution:** At 1200 BAUD, the bit time is just over 833  $\mu$ s, and the selected word length of 10 bits makes the total time to receive or transmit a single character roughly 8.3 ms.

It is not difficult to imagine how many instructions the 68000 might be able to execute in 8.3 ms. Would a few thousand be unreasonable? Probably not. Therefore, we use the status bits to actually slow down the 68000, so that it does not try to send or receive data from the 6850 faster than the 6850 can handle.

The two short routines that follow show how a character input and a character output routine might be written in 68000 code.

CIN	MOVEA.L	#18000H,A4	;point to ACIA status register
GET_ST	MOVE.B	(A4),D2	;load status byte into D2
	ANDI.B	#01H,D2	;test RDRF bit
	BEQ	GET_ST	;loop until high (char rec'd)
	MOVEA.L	#18002H,A4	;point to ACIA data register



\* This clears RDRF.

\*\* This clears TDRE.

FIGURE 8.10 I/O flowcharts: (a) serial reception and (b) serial transmission

	MOVE.B ANDI.B RTS	(A4),D1 #7FH,D1	;load character into Dl ;clear MSB
COUT GET_ST2	ANDI.B BEQ	#18000H,A4 (A4),D2 #02H,D2 GET_ST2 #18002H,A4 D1,(A4)	;point to ACIA status register ;load status byte into D2 :test TDRE bit ;transmitter busy, try again ;point to ACIA data register ;transmit character from D1

The routines assume a 6850 with decoded register addresses at 18000 and 18002. They also assume that the 6850 has been properly initialized. Usually this is done at the beginning of code execution (power-up) but is not limited to a single time. The 6850 may be reconfigured by first issuing a master reset command. The following code may be used to initialize the 6850 for 8 data bits, no parity, 1 stop bit, and an X16 clock.

INIT	MOVEA.L MOVE.B MOVE.B RTS	#18000H.A4 #03H.(A4) #15H.(A4)	;point to ACIA control register ;Master reset command ;configuration pattern
	RID CIN		

Now that we have an understanding of the software needs of the 6850, we will next examine the hardware needs, and see that interfacing the ACIA is a rather simple task.

## Interfacing the 6850


Take another look at Figure 8.7(b). The 6850 communicates with the host processor (the 68000 in our case) via its 8-bit data bus,  $D_7$  through  $D_0$  (pins 15 through 22). Reading or writing data is controlled by the  $R/\overline{W}$  input (pin 13). The chip itself is enabled when its three chip-select inputs— $CS_0$ ,  $CS_1$ , and  $\overline{CS}_{2}$ —are all active. The internal registers of the 6850 are selected by the R/W input and by the RS (register select) input. A low on this input selects the control/status registers, and a high selects the receiver/transmitter data registers. Pin 14 is the E clock input, which controls all internal 6850 timing. BAUD rate timing is controlled by the separate RxC and TxC inputs, which means that the 6850 may be configured to transmit and receive at different BAUD rates. RxD and TxD are the receiver and transmitter serial data lines. The IRQ output (when low) may be used to interrupt the 68000 to inform it of special conditions occurring inside the 6850. The  $\overline{\text{CTS}}$ ,  $\overline{\text{DCD}}$ , and  $\overline{\text{RTS}}$  pins (of which only TRS is an output) are normally used to interface the 6850 with a MODEM. In Figure 8.11 we see an example of how the 6850 is interfaced to the 68000.

In this example, the 6850 is connected to the lower half of the data bus (thus requiring the use of  $\overline{\text{LDS}}$  in the address decoder). When the 68000 outputs an address that corresponds to the one that will activate the address decoder, the  $\overline{\text{SEL}}$  output will go low. This will cause two things to happen. First, two of the 6850's enables (CS<sub>0</sub> and CS<sub>1</sub>) will be taken high via the inverter. Second, the  $\overline{\text{VPA}}$  (valid peripheral address) signal will go low, indicating to the 68000 that it has addressed a 6800 peripheral. This will cause the 68000 to extend its read or write cycle until it has synchronized with the E clock. When this occurs, the 68000 will proceed with the peripheral read or write by issuing  $\overline{\text{VMA}}$  (valid memory address). Since a low on this line will complete the chip-select requirements of the 6850, we will now see data transfer occur. If address line A<sub>1</sub> is low, control/status information will be transferred, depending on the state of the  $R/\overline{W}$  line. If A<sub>1</sub> is high, receiver/transmitter data will be transferred.

The BAUD rate is controlled by the clock supplied by a special BAUD rate chip, the 14411. This integrated circuit contains internal frequency dividers, and when coupled with a special crystal, will produce the exact clocks needed for many common BAUD rates. In this example, the 14411 is configured to output clocks that are 16 times the required BAUD rate. When we select X16 operation inside the 6850, we will get back the original BAUD rate clock.

The  $\overline{\text{CTS}}$  and  $\overline{\text{DCD}}$  inputs are grounded to ensure proper operation, since we are not interested in any fancy handshaking with a MODEM.

The 1488 and 1489 integrated circuits are used to convert the TTL compatible TxD and RxD signals to RS232C levels that swing plus and minus. If for



#### FIGURE 8.11 6850-to-68000 interface

some reason you desire to send and receive data via the upper half of the data bus, simply connect  $D_8$  through  $D_{15}$  to the 6850, and use the  $\overline{UDS}$  signal in the address decoder.

This concludes our study of the 6850 ACIA. Together with the 6821 PIA, we have a very powerful and flexible way of communicating with the outside world. In Chapter 9 we will examine the serial and parallel peripherals designed specifically for the 68000.

# 8.5 MEMORY-MAPPED VIDEO I/O: THE 6845 CRT CONTROLLER

When parallel and serial data communications alone are not enough, the designer/programmer must turn to a different approach to I/O. Since pictures convey a gigantic amount of information at once, it would be nice if we could take an electronic snapshot of the contents of memory and somehow display all the information at once on a single display. This technique is called **memorymapped video**. A portion of memory is dedicated to performing this video I/O for us. We will soon see how a special peripheral, the 6845 CRT controller, uses this memory to create an image composed of ASCII characters on a television screen.

Ordinary monitors employ a technique called **raster scan** to deflect the electron beam to various parts of the screen in an orderly fashion. The beam is moved rapidly (63  $\mu$ s for a single trace) from left to right, and slowly down, so that an image composed of 512 lines is created in 1/30th of a second. By varying the intensity of the beam, we can control the brightness of each line as it is traced out. After 1/30th of a second we have an entire image, which will quickly fade if we do not repeat the process. To simulate motion we will slightly change the information we present in the next image; therefore, in one second we may see 30 different images. Since our eyes cannot respond quickly enough to the changing images, they will average the information they see, and there will appear to be smooth transitions from one moment to the next.

Suppose now that we want to display only stationary images. This would mean that we can avoid having to change the image information every scan. To further simplify matters, we also display the information in two shades only, black and white. These two requirements serve to point the way to digital circuitry to store and generate the image. The circuitry would need to accomplish many complex tasks to correctly generate the video image. First, it needs to be able to synchronize its timing with that of the television monitor. Second, it would have to contain circuitry to generate the video image from information stored in system memory (which would also involve circuitry to access that memory). Third, it would have to do all of this very quickly, in order to pack useable information into one scan-line time of  $63 \mu s$ .

Figure 8.12 shows the pinout and internal block diagram of the 6845 CRT controller. The various counters, sync circuits, and registers within the device all work to implement the raster scan technique. During normal operation, this involves repeated accessing of the system's video RAM. Data read out from the RAM is interpreted as ASCII data, which the internal circuitry uses to create a dot-matrix image of the character in a location on the screen corresponding to the location in memory that is being scanned. Thus, we divide the video memory up into rows and columns, and use sequential memory locations to fill the screen. The 6845 gives the option of choosing the number of rows and columns used. One option gives 24 lines by 80 characters. We would then need 1920 memory locations to store all of the ASCII information we could place on the screen.




FIGURE 8.12 The 6845 CRT controller: (a) pin assignments and (b) internal block diagram (Reprinted with permission of Motorola Inc.)

The data written into these 1920 locations constitutes what we see on the screen of the display. CRT controllers are designed to interpret the data within screen memory as ASCII characters (in some modes of operation). Thus, by writing the correct ASCII values into memory we actually put the desired characters on the screen. Two useful routines are usually included in any

memory-mapped video package. These routines are used for clearing the screen and for scrolling the screen. CLEAR and SCROLL are used for this purpose. Both routines assume that the proper video mode has already been set up and that A4 points to the beginning of a 24-by-80 character screen memory.

CLEAR BLANK	MOVE.W MOVE.B DBF RTS	#1919,D0 #20H,(A4)+ D0,BLANK	;init loop counter ;write ASCII blank into memory ;repeat to clear screen
SCROLL	MOVEA.L	A4,A5	;copy starting address
	ADDA.L	#80,A5	;advance to 2nd line
	MOVE.W	#1839,D0	;init loop counter
ROLLUP	MOVE.B	(A5)+,(A4)+	;copy character from next line
	DBF	D0,ROLLUP	;repeat for 23 lines
	MOVE.W	#79,D0	;init loop counter
NEWLYN	MOVE.B DBF RTS	#20H,(A4)+ D0,NEWLYN	;write blanks into last line

In the CLEAR routine, the initial loop counter value 1919 is one less than the number of screen characters. In the SCROLL routine, the initial loop counter value 1839 is one less than 1920 - 80. To get scrolling to work we have to copy the characters from line 2 to line 1. Then the characters from line 3 are copied to line 2. By the time the ROLLUP loop is finished the entire screen has been scrolled up, leaving lines 23 and 24 identical. Line 24 is then blanked out to prepare it for the next new line of characters.

Since the 6845 will be constantly scanning this video RAM to refresh the screen image, what happens when the CPU also tries to access it? Usually the designer will include circuitry to detect this illegal condition and then do one of two things: (1) the CPU gets priority and blank image data is sent back to the 6845, tricking it into thinking it has read memory, or (2) the 6845 gets priority, forcing the 68000 into a wait state until the 6845 is finished reading the video RAM. The second case is ordinarily used because it generates clearer images.

To move data around on the screen (very useful in screen-oriented text editors), we need only move it around in the video RAM. This function is supplied by software. We must write routines to perform the necessary editing that we wish to perform. The software may also interact with the 6845 registers that control its cursor, light pen, and hardware scrolling circuitry. Since the operation of the 6845 is very complex (the software must control 17 different internal registers), we will not examine the operation of this device further. More information may be found by reading the rather lengthy and comprehensive data sheets for the 6845 and its relative, the 6847 video display generator, which can generate color, bit-mapped images.

# 8.6 SUMMARY

In this chapter we examined the operation of memory-mapped I/O devices. These devices communicate with the processor through the use of memory read and write cycles, and thus utilize similar address decoding logic. Examples of these address decoders were given.

Two 6800-based peripherals were examined in detail. The hardware and software interfacing requirements of the 6821 peripheral interface adapter and 6850 asynchronous communications interface adapter were examined and examples given to demonstrate their use. A third peripheral, the 6845 CRT controller, also was discussed to introduce the technique of memory-mapped video.

Peripherals designed specifically for the 68000 will be covered in the next chapter.

# STUDY QUESTIONS

- 1. What is the difference between a memory location and a memory-mapped I/O location?
- 2. Modify the LO circuitry of Figure 8.1 so that 16 bits of data are transferred.
- 3. What is the memory-mapped I/O address of the decoder shown in Figure 8.2?
- 4. What is the memory-mapped address range for the decoder of Figure 8.2 if address lines A<sub>1</sub> through A<sub>4</sub> are not used?
- 5. Why are latches needed for the output section of an I/O device?
- 6. Design a partial address decoder for a memory-mapped I/O device that will respond to addresses 8000H through 80FFH.
- Show how the 6821 is programmed for port A out and port B in. Assume a base I/O address of 40000H.
- 8. Show how an 8-by-8 matrix of LED's can be controlled with the 6821.
- 9. What initialization is needed for the LED matrix circuit of question 8?
- 10. Rewrite the BINCNT program so that the LEDs generate the following display:

XXX
-XXX
XXX
XXX
XXX-
XXX
XXX-
XXX
XXX
-XXX
XXX

An X indicates a LED that is on.


- 11. Show how the 6821 could be used to drive two 7-segment LED displays.
- 12. Write a BCD counter for the circuit of Question 11.
- Design an address decoder for a 6821 that will respond to addresses CE040H through CE04FH.
- 14. What is needed to program the 6850 for 8 data bits, no parity, and 2 stop bits?
- 15. In Example 8.1, what is the BAUD rate if the RxC and TxC clocks are running at 76.8 KHz?
- 16. Modify the CIN routine so that it checks the receiver overrun and parity error flags. Return an FF in D1 if either error is found.

- 17. Repeat Example 8.2 for a 6850 running at 9600 BAUD.
- 18. Write a routine that continually calls CIN and COUT (to echo all input characters to the output). If the input character is a carriage return (0DH) and output a 0DH and a 0AH (line feed).
- 19. Show how a second 6850 may be added to the circuitry of Figure 8.11.
- 20. Why is it necessary for the 6850 to utilize synchronous bus transfers?
- 21. When is it necessary to call the SCROLL routine?
- 22. Eight 1920-byte blocks of memory have been loaded with screen characters. To simulate animation, each block is copied, one at a time, to screen memory. A short delay is included between copies. Assume that A4 points to the beginning of screen memory and A5 to the beginning of the eight image blocks. Write an ANIMATE routine to perform the copying.
- 23. Write a routine called MIRROR that swaps the left and right side of the display screen. Thus, a line that looks like this:

The quick brown fox jumps over the lazy cat.

becomes:

.tac yzal eht revo spmuj xof nworb kciuq ehT



# CHAPTER

# 9

# Advanced Programming Using 68000 Peripherals

# Objectives

In this chapter you will learn about:

- Controlling DMA operations
- Managing memory
- Parallel and serial data transmission
- Hardware interrupt handling
- Floating-point coprocessor functions
- Interfacing non-Motorola devices
- Additional 68000-based peripherals

# 9.1 INTRODUCTION

The power of a microprocessor can be increased by the use of peripherals designed to implement special functions, functions that may be very difficult to implement via software. A good example of this principle would be in the use of a coprocessor. The coprocessor comes equipped with the ability to perform complex mathematical tasks, such as logarithms, exponentials, and trigonometry. The 68000, though powerful, would require extensive programming to implement these functions, and even then would not compute the results with the same speed. Thus, we see that there are times when we have to make a hardware/software trade-off. In this chapter we will concentrate on applications that employ the use of standard peripherals, designed specifically for the 68000. In each case, we will examine the interfacing requirements of the peripheral, and then see how software is used to control it.

You are encouraged to refer to Appendix D as you read the chapter.

Sections 9.2 through 9.8 cover, respectively, the following peripherals:

- 1. The 68440 Dual DMA Controller
- 2. The 68451 Memory Management Unit
- 3. The 68681 Dual UART (Universal Asynchronous Receiver/ Transmitter)
- 4. The 68230 PI/T (Parallel Interface/Timer)
- 5. The 68901 Multifunction Peripheral
- 6. The 68153 Bus Interrupt Module
- 7. The 68881 Floating-point Coprocessor

Section 9.9 explains how a non-Motorola peripheral can be interfaced to the 68000, and Section 9.10 gives a brief summary of other peripherals designed for use with the 68000.

# 9.2 THE 68440 DUAL DMA CONTROLLER

If we stop to consider the operation of a multiuser microprocessor system capable of supporting user terminals, a printer, and a disk storage system, it is clear that the system will spend a great deal of time performing input/output operations. These I/O operations result from transfers between the CPU, memory, and all other devices connected to the system bus. When a single CPU is utilized, the users must all be given a small slice of CPU time in which their respective jobs may be processed. If a user is in the middle of a disk read operation, many time slices will be used simply to transfer data from the disk to memory, as shown in Figure 9.1. This method unfortunately wastes CPU time. Even when multiple CPUs are used, we still have the problem of dedicating large amounts of CPU time for I/O operations. To improve the situation we need to remove the CPU from the I/O operations. This is accomplished with the addition of a **direct memory access** controller.






Figure 9.2 shows the addition of a DMA controller in a microprocessorbased system. The DMA controller is used to supervise high-speed data transfers between the devices connected to the system bus and to the system's memory. It is not uncommon for one of the devices to have a very fast data rate (that is, 5 million bytes per second in a hard disk device). This data rate is much faster than the CPU can handle by itself. It is not possible for the CPU to directly transfer the data from the high-speed device to memory (or vice versa). This leads to the addition of the DMA controller, a hardware chip designed to manipulate the system bus in a way similar to the processor's read and write operations, but at a much faster speed. The DMA controller will directly address the memory and peripheral devices. The CPU will simply program the DMA controller with information concerning how much data should be transferred, where the data should come from, and where it should go. Once the DMA controller is told to begin the transfer, the CPU is free to perform other processing. The DMA controller allows the processor to spend more time processing information, instead of transferring it.


A device capable of performing DMA in a 68000-based system is the 68440 dual channel DMA controller. A channel is a data path between memory and a peripheral, a peripheral and memory, or memory and memory. Memory-toperipheral transfers were the subject of our previous discussion. Memory-tomemory transfers are also necessary operations. Consider an operating system that needs to constantly relocate user programs within memory, due to its memory management scheme. We cannot have the CPU performing the data transfers, since this will result in a great loss of performance.

# Interfacing the 68440

The 68440 has a number of signals that connect directly to the 68000 and additional signals for communication with peripherals. Figure 9.3 shows the various signal groups that must be properly interfaced to obtain DMA capabilities. The signals in the asynchronous bus control group are already known to us.  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  (A<sub>0</sub> and  $\overline{\text{DS}}$ ) have two functions, depending on the size of the








data bus. UDS and LDS are used with a 16-bit data bus.  $A_0$  and  $\overline{DS}$  are used with an 8-bit data bus (found on the 68008).  $A_1$  through  $A_7$  are used to select the internal 68440 registers.  $\overline{BEC}_0$  through  $\overline{BEC}_2$  (bus exception control) are used to indicate to the 68440 what type of abnormal bus cycle has occurred—that is, bus error or RESET.

The 68440 employs a multiplexed address/data bus  $(A_8/D_0 \text{ through } A_{23}/D_{15})$  for all communication. When the 68440 is receiving commands from the CPU, the multiplexed bus is a data bus. When the 68440 is transferring data during a DMA operation, the multiplexed bus acts as both an address and data bus. External buffering and latching circuitry is needed, together with control signals from the 68440, to demultiplex the bus. Before we examine the external circuitry required, we must examine the control signals involved. The multiplex control signals are used to control the buffering and latching of data and addresses used by the 68440.  $\overline{OWN}$  is an active low signal that indicates when the 68440 controls the system bus. It is used to enable the external address latches and data buffers.  $\overline{UAS}$  (upper address strobe) is used to latch A<sub>8</sub> through A<sub>23</sub> when they appear on the multiplexed bus.  $\overline{DBEN}$  (data buffer enable) controls the operation of the external data bus buffer. Since the data

bus is bidirectional, an additional signal is needed to control its direction during read and write operations. The signal that performs this function is  $\overline{DDIR}$ (data direction). When  $\overline{DDIR}$  is low, data is being read by the 68440. When  $\overline{DDIR}$  is high, the 68440 is outputting data. The last signal in the multiplex control group is  $\overline{HIBYTE}$ , which is used in two ways. During a RESET operation,  $\overline{HIBYTE}$  is used as an input, to indicate the size of the data bus (8 bits when low, 16 bits when high). Once the 68440 has been initialized,  $\overline{HIBYTE}$  is used as an output, to gate data onto the correct half of the data bus when the 68440 is accessing an 8-bit device. All of the multiplex control signals work together to control the multiplexed bus. Figure 9.4 shows how external address latches and data buffers can be controlled with these signals. The two 74LS373 octal transparent latches are used to store the 68440's A<sub>8</sub> through A<sub>23</sub> address



Note: 74LS373 is an octal latch 74LS245 is a bidirectional buffer

**FIGURE 9.4** External circuitry needed to demultiplex  $A_8/D_0-A_{23}/D_{15}$  (Reprinted with permission of Motorola Inc.)

information, when it appears on the multiplexed bus. These latches are controlled by  $\overline{UAS}$  (to latch the address) and  $\overline{OWN}$  (to output enable them during memory/peripheral accesses).

The three 74LS245 bidirectional buffers control the transfer of data between the 68440 and the system bus.  $\overrightarrow{DBEN}$  and  $\overrightarrow{DDIR}$  are used to enable the 245s and control their direction (input or output).  $\overrightarrow{HIBYTE}$  is used with the third 245 to swap the upper and lower halves of the data bus during accesses to 8-bit peripherals.

The bus arbitration signals are used by the 68440 to take control of the system bus during DMA operations. They allow the 68440 to become the bus master, placing the 68000 into a wait state while the system bus is being used.  $\overline{BR}$  (bus request) is active when the 68440 is requesting the bus. The processor (or other bus master) will respond to  $\overline{BR}$  by asserting  $\overline{BG}$  (bus grant). When the 68440 does take control of the bus, it will assert  $\overline{BGACK}$  (bus grant acknowledge).

The interrupt control signals  $\overline{IRQ}$  and  $\overline{IACK}$  are used to support vectored interrupts. The 68440 can be programmed to interrupt the processor when a number of events occur, one of which is the completion of a DMA transfer operation.


The two groups of device control channel signals (REQ,  $\overline{ACK}$ , and PCL) are used to control two peripherals that may be connected to the system bus.  $\overline{DTC}$ and  $\overline{DONE}$  are additional device control signals that are shared by both channels.  $\overline{REQ}_0$  and  $\overline{REQ}_1$  (request) is used by the peripheral to request data transfer between itself and memory.  $\overline{ACK}_0$  and  $\overline{ACK}_1$  (acknowledge) is asserted by the 68440 when it is transferring the data.  $PCL_0$  and  $PCL_1$  are peripheral control lines whose functions are programmed for various kinds of status indications.  $\overline{DTC}$  (data transfer complete) is asserted by the 68440 whenever a successful data transfer has been complete.  $\overline{DONE}$  is a bidirectional signal used to indicate that the last data transfer completed a block operation (that is, all data has been transferred).

Since timing is critical to proper operation, a CLK signal is provided to generate all internal 68440 timing.

#### Programming the 68440

Seventeen internal registers are used by the 68440 to control a single DMA channel (with a second group of 17 controlling the other channel). These registers control the channel priority, the type of DMA operation used, and the size of the data transfer (in bytes or words). They are also used to hold the source and destination addresses for the block transfers, the interrupt vector numbers, and channel status bits.

The general control register (GCR), located at internal address FF, selects the burst transfer time (the number of clock cycles allowed during a data transfer) and the system bus bandwidth available to the 68440. The bus bandwidth indicates how much activity is found on the system bus. A portion of this activity will be due to the 68440 executing DMA transfers. Figure 9.5 indicates



the bit assignments within the GCR, and how they must be coded to select specific functions.

The channel priority register (CPR), located at internal address 2D, sets the channel priority. When both channels have been programmed for transfer and request the bus at the same time, the CPR is used to break the tie and decide which channel gets priority. Priority 00 is higher than 01. When the priority is the same for each channel, a round-robin approach is used, with each channel alternately receiving use of the bus.

Two interrupt vector registers are used by the 68440. The normal interrupt vector register (NIVR), located at internal address 25, contains the interrupt vector used when the 68440 completes an operation, such as a block transfer. The error interrupt vector register (EIVR), located at internal address 27, contains the interrupt vector used when the 68440 encounters an error during a DMA operation. When both channels request an interrupt, the highest priority channel is serviced first.

Three registers are used to hold addresses used during DMA operations. The memory address register (MAR), located at internal address 0C, holds the address of the memory location to be used during the data transfer. The device address register (DAR), located at internal address 14, contains the address of the peripheral used during a data transfer. The base address register (BAR), located at internal address 1C, is used to access special tables in a **chain** operation. A chain operation is a special type of DMA, in which 68440 registers are loaded from a data table in memory. Each address register (MAR, DAR, and BAR) is associated with a 4-bit function code register. The memory (MFCR), device (DFCR), and base (BFCR) function code registers, located respectively at internal addresses 29, 31, and 39, are used by the 68440 during a DMA operation to provide additional information to external circuitry connected to the system bus. The contents of the function code register involved in the operation are output on the FC<sub>0</sub> through FC<sub>2</sub> lines during the DMA operation.

The size of the block of data to be transferred is contained in the memory transfer count register (MTCR), located internally at address 0A. This 16-bit register is decremented each time data is transferred by the 68440. When the MTCR reaches zero, the channel operation terminates.

The channel error register (CER), located at internal address 01, indicates the type of error that may have occurred during a channel operation. The lower 5 bits are used to code the error. If all bits are low, no error has occurred. The CER indicates configuration, operation timing, address, bus, and counter errors. Software and external abort errors are also indicated. Figure 9.6 shows how these errors are coded within the CER.

The 68440's channel status register (CSR), located at internal address 00, indicates the status of the channel and its current operation. Figure 9.7 shows how the bits in the CSR are assigned. All status bits are active high. COC (channel operation complete) indicates the current state of the channel operation (completed when high). BTC (block transfer complete) indicates the status of the current block transfer operation. NDT (normal device termination), when high, indicates that the device has been terminated with DONE. ERR (error) indicates that an error has occurred (and the CER must be read). ACT




FIGURE 9.6 Types of 68440 channel errors indicated by the channel error register

7	6	5	4	3	2	1	0
COC	BTC	NDT	ERR	ACT	RLD	PCT	PCS

FIGURE 9.7 68440 channel status register

(channel active) indicates when the channel is active. RLD (reload) indicates when a reload has occurred. PCT (PCL transition) is high when a high-to-low transition occurred on PCL. PCS (PCL state) indicates the current state of the PCL line.

Four additional registers are used to control DMA in a 68440 channel. Each register holds 8 bits and controls a different aspect of the channel operation. The entire channel is controlled by the channel control register (CCR), located at internal address 07. The sequence control register (SCR), located at internal address 06, controls the sequencing of the MAR and DAR. The sequencing indicates how the register is adjusted during a DMA operation. The register may remain unchanged or be programmed to increment after each transfer is performed. Bit assignments for the CCR and SCR are listed in Figure 9.8.

The device control register (DCR), located at internal address 04, selects the operation of the device used in the channel operation. The DCR defines the size of the data transfer (byte or word), the type of DMA operation implemented (burst or cycle steal), and the type of device used (6800- or 68000-based peripheral). Burst operation means that DMA is performed in small bursts, with a number of bytes or words transferred during each burst. Cycle stealing involves accessing the system bus when the processor is not using it. The processor is not using the bus during times when it is performing internal instruction execution (register-to-register transfers, for example). Cycle-stealing DMA is much slower than burst DMA. Even so, it still has its advantages. Burst DMA requires control of the system bus from time to time, and this involves placing the processor into a wait state for the duration of the burst cycle. This technique slows down program execution when large blocks of data must be transferred. Figure 9.9 shows the bit assignments for the DCR. In device-type selection we see choices between explicit and implicit addressing. Explicit addressing requires that the 68440 output the address of the device to select it. Implicit addressing utilizes the five control lines (REQ, ACK, PCL, DTC, and DONE) to control the peripheral. The function of the PCL line is programmed by bits 0 to 2 in the DCR.

The last control register is the operation control register (OCR), located at internal address 05. The OCR determines the direction of the data transfer (memory to device, or device to memory), the data size (byte or word), and the way in which transfer requests are detected. Chaining is not allowed in the 68440, though it is supported in other DMA controllers such as the 68450. Figure 9.10 shows the bit assignments for the operation control register.

So far we have been exposed to the registers used to control DMA in a 68440 channel. Example 9.1 will show how we can use the 68440 to transfer a 32KB block of RAM from one location to another.




FIGURE 9.8 Bit assignments for the (a) channel control register and (b) sequence control register

# 9.2 The 68440 Dual DMA Controller 255





FIGURE 9.9 68440 device control register

**Example 9.1:** Consider the following segment of code, which is used to copy a 32KB block of RAM from BLOCKA to BLOCKB:

BLOCKA BLOCKB SIZE	EQU EQU EQU	10000H 20000H 32768	<pre>;starting address of first block ;starting address of second block ;size of block</pre>
•			
	MOVEA.L	#BLOCKA, AO	;init source pointer
	MOVEA.L	#BLOCKB, A1	; init destination pointer
	MOVE.W	#SIZE-1,D0	; init loop counter
TRANSFER	MOVE.B	(AO)+, (A1)+	transfer a bytes
	DBF	DO, TRANSFER	•

From a previous discussion of instruction execution times, we recall that the MOVE.B and DEF instructions will take a certain number of clock cycles to execute. Since they are in a loop, this number will be multiplied by 32768. The minimum number of clock cycles required to execute MOVE.B and DBF comes



# 256 Chapter 9 | Advanced Programming Using 68000 Peripherals

FIGURE 9.10 Bit assignments for the operation control register

to 22. When this number is multiplied by 32768, we get a total of 720896 clock cycles required. Ignoring overhead, and assuming an 8-MHz clock, the time required for the processor to transfer the 32K block is over 90 ms! Compare this with a 68440, transferring the same block at a 5 million-byte-per-second rate. Only 6.5 ms are needed to complete the transfer. This simple example shows how the 68440 greatly increases system performance by dedicating it to the transfer of large blocks of data.

A routine to implement the transfer of the same block of data is listed here. The code assumes that the 68440 has a base address of 3000, and the channel used for the DMA operation is channel 0.


EQU	300CH
EQU	3014H
EQU	300AH
EQU	3029H
EQU	3031H
EQU	3025H
EQU	3027H
EQU	30FFH
EQU	3006H
EQU	3005H
EQU	3004H
EQU	3007H
	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU

DMAMOVE	MOVEA.L MOVEA.L MOVE.W MOVEQ.B	#BLOCKA,MAR #BLOCKB,DAR #SIZE,MTCR #1.D0	;load MAR with source address ;load DAR with destination address ;load MTCR with size of block
	MOVE.B	DO.MFCR	:load 'user data' function code into MFCR
	MOVE.B	D0, DFCR	;load 'user data' function code into DFCR
	MOVE.B	#90H,NIVR	;load NIVR with vector number
	MOVE.B	#91H,EIVR	;load EIVR with vector number
	MOVE.B	#06H,GCR	;select 32-cycle burst, 12.5% bandwidth
	MOVE.B	#05H,SCR	;let MAR and DAR increment
	MOVE.B	#1,0CR	;select memory-to-device byte transfer
	MOVE.B	#0,DCR	;select explicit 68000 burst, byte device
	MOVE.B RTS	#88H,CCR	;start DMA and enable interrupt

DMAMOVE initializes all control registers and provides for generation of a vector 90H interrupt when the DMA operation completes.

# 9.3 THE 68451 MEMORY MANAGEMENT UNIT

A multiuser operating system may consist of many users running programs on a single processor, or even more users running on multiple processors. Either way, the system's memory, at any point in time, may contain code and data for several users. Figure 9.11 shows two examples of how memory might be allocated for a number of users on two different occasions. Notice that memory in both cases has not been allocated sequentially to each user. This is due to the asynchronous nature of the users. User 5 may have submitted his or her job at a later time than users 1 and 2. Also, the location of each user's block of code in memory depends on what memory is available when the user's job is submitted. We can see from Figure 9.11 that the users, at a later point in time, have been allocated memory differently. This brings up an important point: User programs must be able to run *anywhere* in memory. If this were not possible, the operating system would always have to wait for a specific block of memory




Free memory

to become available before assigning it to a specific user. The only other option would be to reassemble or recompile the user's program each time it was loaded into memory at a new address. This would be time consuming and very inefficient. Also, though the 68000 is capable of relative addressing, there are times when absolute memory addresses must be used.

Consider a program that has been assembled into machine code from a source file containing an ORG 2000H statement. The program must be loaded into memory beginning at address 2000 for proper operation. Examine Figure 9.12, which shows the same program loaded into memory at two different addresses (and at two different times). Initially the program is loaded at the address it was assembled to run at, address 2000. The next time the program is submitted for execution, the operating system places it in memory beginning with address 9800, most likely due to the lack of free memory from 2000 to 3FFF. Two methods are commonly used to enable correct program execution in this case. The first method requires that all absolute addresses in the program be modified before it is loaded into memory. The absolute addresses within the program are changed by adding or subtracting an offset, the difference between the desired load address and the available load address. Figure 9.12 shows that the difference between these two load addresses is 7800. Each absolute address within the program must be modified by adding 7800 to it. For example, an instruction such as JMP 2B14 would become JMP A314, where A314 equals 2B14 plus 7800. This address translation ensures that the JMP instruction goes to the proper location, no matter where the program is loaded.

To save time, a second technique called **dynamic address translation** is used to accomplish the same goal. The difference is that the addresses are modified as they are used, during execution. The JMP 2B14 instruction is still loaded as JMP 2B14. During execution, the 2B14 is changed into A314. This process saves time, since the entire program does not have to be altered before loading. A device capable of performing this dynamic address translation is the 68451 memory management unit.

The 68451 will perform translation over the entire 16MB address space of the 68000. The 68451 breaks this address space into 32 *segments*. The size of



each segment is variable but limited to block size multiples of 2, starting with 256 bytes. Thus 256, 1K, 16K, 64K, 128K, and 1024KB are all valid segment sizes. The 68451 also allows segments to be combined to form different lengths as well. For example, if a user program requires 36K of memory, two segments of size 32K and 8K can be combined to obtain the required memory. If this were not possible, a 64K segment would have to be used, with 28K of the 64K segment wasted. The operating system defines segments by writing data to special registers called *descriptors*.

Another feature provided by the 68451 is protection. When many user programs reside in memory simultaneously, it must be possible to restrict memory references between programs. Otherwise, one user's program might be able to write over another's code, with certainly disastrous results. The 68451 is capable of providing this protection and interrupting the processor when an out-of-bounds address is generated from within any segment.

The 68451 performs memory management with a mixture of hardware and software. Details are presented in the next two sections.

# Interfacing the 68451

Figure 9.13 shows a simplified diagram of a 68000 system utilizing the 68451. The 68451 is inserted between the processor and memory. This gives the 68451 control over all addresses presented to the memory section. Notice that only processor address lines  $A_1$  through  $A_7$  go directly to the memory circuitry.




FIGURE 9.13 Interfacing the 68451 to the 68000

Since the size of any segment must be at least 256 bytes, these seven address lines do not require translation. The remaining address lines,  $A_8$  through  $A_{23}$ , must be translated and thus become inputs to the 68451. An address decoder is used to enable the 68451 when it is being programmed (more on this in the next section). For the 68451 to recognize processor memory requests, it must have access to the signals that govern such requests. The signals used for this purpose are DTACK, AS, and R/W. RESET is also connected to ensure that the 68451 comes up in a valid state, and will respond to commands from the processor when it is initialized.

Programming the 68451 is accomplished by loading its internal registers with the necessary data to maintain the various segments required by the operating system. These registers are addressed via the five register-select lines,  $RS_1$  through  $RS_5$ . All data enters and leaves the 68451 through the multiplexed address/data bus on lines PAD<sub>0</sub> through PAD<sub>15</sub>. When these 16 lines are used for bidirectional data transfer between the 68451 and the processor, the ED (enable data) output will be low. This output is used to enable and disable a bidirectional data bus buffer. The buffer is used to gate data on the 68000's data bus onto the 68451's data bus. When ED is high, the 68451 is indicating that  $PAD_0$  through  $PAD_{15}$  represent translated address information, and should be interpreted as address lines A8 through A23. Address information present on these lines is latched externally, whenever  $\overline{\text{HAD}}$  (hold address) is low. Two additional outputs, WIN (write inhibit) and MAS (mapped address strobe), are not shown on the simplified schematic in Figure 9.13 but are required for correct operation of the memory section. MAS indicates to external circuitry that a valid **physical** address exists on  $PAD_0$  through  $PAD_{15}$  (similar to what  $\overline{AS}$  does for the 68000). WIN is used to inhibit writes to protected sections of memory.

FAULT is used to generate a bus error exception in the processor, whenever an attempt is made to write to protected memory.  $\overrightarrow{FAULT}$  is also active when the processor tries to access a segment that has not yet been defined.

 $\overline{IRQ}$  (interrupt request) is used to interrupt the processor when an access is made to a segment whose descriptor indicates that interrupts are enabled. This means that the 68000 can detect any read or write requests to a block of memory, something we may wish to avoid in a multiuser system. Remember that no user should be able to alter another user's code. The 68451 supplies the processor with an exception vector number during the interrupt acknowledge cycle (initiated by a low on the 68451's IACK input).


Three signals are included to allow for multiple 68451s to be used in a single system. They are  $\overline{GO}$  (global operation),  $\overline{ANY}$ , and ALL. These three signals are all bidirectional and are used by the 68451s to communicate with each other. It becomes necessary, at times, for one 68451 to become a **master** and the other 68451s **slaves.** This hierarchical approach is used to prevent memory addressing errors in multiple 68451 systems.

One last signal deserves mention before we examine the software operation of the 68451. MODE, an input, is used to tell the 68451 which mode of operation it should be in. MODE is used to indicate one of three modes in the following way: If MODE is left open, mode A is selected. If MODE is tied to ground, mode  $S_2$  is enabled. If MODE is tied high, mode  $S_1$  is selected. Modes A and  $S_1$  are used for asynchronous operation. Mode  $S_2$  is used for synchronous operation. The design of the memory circuitry determines which mode should be used for proper operation.

## Programming the 68451

The 68451 performs address translation by mapping **logical** addresses into **physical** addresses. A logical address is any address issued by the processor (or by a DMA device). A physical address is an actual address in the memory section. Logical to physical translation is performed by mapping logical addresses into physical addresses. This is accomplished inside the 68451 by special registers called **descriptors**. A descriptor is a set of six registers (9 bytes total) containing information about a single segment. The descriptor is loaded with data indicating the base logical and physical addresses of the segment, the segment size, the address space number (each segment occupies a particular address space), and some status information. There are a total of 32 descriptors available, and all are defined as shown in Figure 9.14.

The logical base address register (LBA) contains the upper 16 bits representing the starting address of the logical segment. The logical address mask register (LAM) is used to specify the length of the segment. This is done by writing 1s into certain bit positions within the LAM. These 1s are used to compare bits in the LBA with the incoming logical address. When a match occurs, the 68451 knows a segment is being addressed. The physical base address register (PBA) contains the starting address of the physical memory segment. Address bits in the incoming logical address that do not require translation will pass straight through to the physical address outputs. These bits are indicated by 0s in the LAM. Logical address bits that require translation are replaced by the corresponding bits from the PBA. Figure 9.15 shows an example of how a logical address is translated into a physical address. The upper 16 bits of the logical address yield C5C8. The LBA register contains C5C0, and the LAM register indicates that logical address bits 23 through 14 should be used to find an address match. Since these 10 bits in both the logical



23	22	21	20	19	18	17	16	15	14	13	12	11	10	98	
1	1	0	0	0	1	0	1	1	1	0	0	1	0	0.0	_
1	1	0	0	0	1	0	1	1	1	0	0	0	0	0 0	
1	1	1	1	1	1	1	1	1	1	0	0	0	0	0 0	)
0	0	1	1	1	0	1	0	1	0	0	0	0	0	0 0	
				ŧ										*	
0	0	1	1	1	0	1	0	1	0	0	0	1	0	0 0	
Logical address Physical address Segment size					C 5 C 8 X X 3 A 8 8 X X 16384 bytes										
	1 1 0 0 Log Phy	1 1 1 1 1 1 0 0 Logica Physic	1 1 0 1 1 0 1 1 1 0 0 1 0 0 1 Logical a Physical	1 1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 1 1 Logical addr	1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 Logical address	1       1       0       0       0       1         1       1       0       0       0       1         1       1       1       1       1       1         0       0       1       1       1       0         0       0       1       1       1       0         Logical address       Physical address       1       1       1	1       1       0       0       0       1       0         1       1       0       0       0       1       0         1       1       1       1       1       1       1         0       0       1       1       1       0       1         0       0       1       1       1       0       1         Logical address       C       Physical address       3	1       1       0       0       0       1       0       1         1       1       0       0       0       1       0       1         1       1       1       1       1       1       1       1       1         0       0       1       1       1       1       0       1       0         0       0       1       1       1       0       1       0       1       0         0       0       1       1       1       0       1       0       1       0         Logical address       C       5       6       Physical address       3       8	1       1       0       0       0       1       0       1       1         1       1       0       0       0       1       0       1       1         1       1       1       1       1       1       1       1       1       1         0       0       1       1       1       1       0       1       0       1         0       0       1       1       1       0       1       0       1         0       0       1       1       1       0       1       0       1         Logical address       C       5       C       8       8	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1       1       0       0       1       0       1       1       1       1       0       0       0       1       1       1       1       0       0       0       0       1       1       1       1       1       0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

FIGURE 9.15 Mapping a logical address into a physical address

address and the LBA register match, we know that an address translation should be performed. The 0s in the LAM register indicate two things. First, logical address bits 13 through 8 should not be used to find an address match, and thus pass through to the physical address, without translation. Second, they indicate that the segment size is 16384 bytes. Since 6 bits in the LAM are 0, we are requesting 64 (2 raised to the 6th power) 256-bytes blocks for this segment.

The 1s in the LAM indicate that logical address bits 23 through 14 should be translated. Translation is accomplished by using the upper 10 bits of the PBA register to complete the physical address, which becomes 3A88xx.

If no match occurs between the logical address and the LBA register, this process is repeated for every descriptor that has been defined. If no match occurs in any descriptor, the 68451 will indicate an undefined segment error by activating FAULT. When more than one 68451 is used in a system, they must all fail to match the address, before FAULT is activated.

The address space number (ASN) is an 8-bit value used to assign a number to the segment. Segments can be grouped by giving them the same ASN. A previous example required the use of a 32K segment and an 8K segment so a 36K program could be loaded into memory. In this case, each segment would be given the same ASN. The ASN is used in conjunction with a table called the address space table, to determine if the memory request should be allowed to proceed. This makes it possible for us to protect certain segments, since the address space table contains a list of the allowable address space numbers. The address space mask (ASM) is used to determine which bits in the ASN are used in comparisons.

The segment status register (SSR) is an 8-bit register containing the following status bits:

U: (U)sed. This bit is set if the segment has been accessed since it was defined.

- I: (I)nterrupt control. If set, an interrupt is generated when the segment is accessed.
- IP: (I)nterrupt (P)ending. This bit is set if the I bit is set, and the segment is accessed.
- $M: \qquad (M) odified. This bit is set if the segment has been written to since it was defined.$
- WP: (W)rite (P)rotect. Writes to the segment are not allowed if this bit is set.
- E: (E)nable. If set, the segment is enabled and can be used in logical address comparisons.

An operating system will make good use of these status bits. To illustrate, suppose that a multiuser system has filled its entire memory with user programs, and another program is submitted. It becomes necessary to determine which user program should be swapped out, to make room for the new program. When the program to be replaced is determined, the operating system must decide if it should save the memory used by the program or simply overwrite it with the new program. If the old program did not change its memory image (by writing data into its segment), it can be overwritten by the new code. If it has modified its contents, it must be saved on disk before the new program can be loaded. The operating system will make use of the M status bit when deciding if it should back up the old program on disk.

Each of the 32 descriptors is written to by first loading the data into the 68451's accumulator. The accumulator consists of nine 8-bit registers that are defined in the following way:

Logical base address (MSB):	Address 20
Logical base address (LSB):	Address 21
Logical address mask (MSB):	Address 22
Logical address mask (LSB):	Address 23
Physical base address (MSB):	Address 24
Physical base address (LSB):	Address 25
Address space number (ASN):	Address 26
Segment status register (SSR):	Address 27
Address space mask (ASM):	Address 28

The internal 68451 addresses (20 through 28) are selected by register select lines  $RS_1$  through  $RS_5$ .

The address space table (AST) is a collection of sixteen 8-bit registers that begin at address 00 and occupy even addresses up to 1E. The AST is loaded with address space numbers by the operating system. The AST is then accessed, depending on the state of the processor's function codes. For example, when the function code outputs indicate a request to user program memory, the 68451 will examine the third number in the AST. If this number does not match the address space number in the segment being addressed, an error will result.

Descriptors are loaded by writing all required information for the segment into the accumulator, and then loading the number of the descriptor (0 through 31) into the 68451's descriptor pointer register (DP). Once this has been done, the descriptor can be saved using a load descriptor command. The load descriptor command is issued by an access to address 3F.

A routine to load descriptor 7 from the 9 bytes stored in memory (beginning at NEWSEG) follows. The 68451's address decoder responds to a base address of 8000 in this example.

NEWSEG	BLOCK	9 ;A 9-byte area c ;into the descri	ontaining the data to be placed
LBAHI LOAD	EQU EQU	8020H 803FH	
LOADES	MOVE.W MOVEA.L MOVEA.L	#8,D0 #NEWSEG,A0 #LBAHI.A1	;init loop counter ;init pointer to descriptor data ;init pointer to 68451 accumulator
FILLA	MOVE.B DBF	(AO)+, (A1)+ DO,FILLA	:load accumulator with data
	MOVE.B CMP.B BNE RTS	LOAD,D1 #0,D1 FAILED	;begin load descriptor operation ;was load successful?
FAILED	JMP	LOADFAULT	

The load descriptor operation begins by reading address 3F. If the load is successful, the 68451 will return 00. If the load fails because a previously defined descriptor is mapped to the same logical address (called a collision), the 68451 will return FF.

When the 68451 detects a protection violation, or if a logical address does not match any of the descriptor LBAs, it will issue an interrupt request to the processor. When the processor enters into its interrupt acknowledge cycle, the 68451 will place an 8-bit vector number on data lines  $D_0$  through  $D_7$ . The vector number used by the 68451 comes from its interrupt vector register (IVR), located at address 2B. The operating system must have code capable of handling the interrupt, and this code must be accessed by the exception generated by the IVR vector number.

The following section of code can be used to load a new vector number into the IVR. This may not be necessary, since the IVR is loaded with vector number 0F after a RESET. Once again, the 68451 has a base address of 8000.

VECTOR IVR	BLOCK EQU	1 802BH	;place	vector	number	here
LOADVEC	MOVEA.L MOVE.B MOVE.B RTS	#IVR,A0 VECTOR, D0,(A0)			;load	pointer to IVR vector number into DO IVR with new vector number

The 68451 is a very complicated device. Even so, use of the 68451 in a new operating system will provide the designers with a reliable method of managing memory, with a minimum of hardware and software.

# 9.4 THE 68681 DUAL UART (UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER)

Serial data transmission offers the convenience of running a small number of wires between two points (three will do the job in most cases), while at the same time being very reliable. Though we must wait longer to receive our data, since it is transmitted only 1 bit at a time, we are able to place our communication devices (computers, terminals, and so on) far away from each other. Worldwide networks now exist, connected via satellites, based on serial data transmission. The peripheral covered in this section, the 68681 Dual UART, implements serial data transmission in two separate channels, in a variety of formats. The standard serial data transmission waveform for any UART is depicted in Figure 9.16.

The normal state of the line is a logic 1. This level indicates that no activity is present (that is, no data being transmitted). When the line level falls to a logic 0 (the start bit), the receiving UART knows that a new character is being transmitted. The data bits representing the character (or data) being transmitted are clocked out in the order shown, least significant to most significant. Following the data bits is the parity bit, which will be used by the receiving UART to determine the accuracy of the data it received. The parity bit in Figure 9.16 shows that the data has even parity. The last bits in any transmission are the stop bits, which are always high. This gets the line back into its inactive state. We are able to set the number of data bits, the type of parity used, the number of stop bits, and the bit time through software. Before we consider how to do this, let us examine the hardware operation of the 68681.




FIGURE 9.16 Standard TTL serial data waveform

## Interfacing the 68681

Figure 9.17 shows a simplified block diagram of the 68681 connected to the 68000. Asynchronous data transfers between the 68681 and the 68000 are implemented via  $\overline{\text{DTACK}}$ ,  $\overline{\text{RW}}$ ,  $\overline{\text{LDS}}$ ,  $\overline{\text{AS}}$ , and the lower half of the processor's data bus. An address decoder is used to place the 68681 at the desired location within the address space of the system. The lower four address lines (A<sub>1</sub> through A<sub>4</sub>) are used to select the internal registers that configure the UART. The 68681 may request interrupt processing via  $\overline{\text{IRQ}}$ . Timing for the 68681 can be generated in two ways. A crystal may be directly connected to the 68681 (on X<sub>1</sub> and X<sub>2</sub>). An internal oscillator will then generate the required timing signals. If a crystal is not used, a TTL clock may be connected to X<sub>1</sub> (and its complement to X<sub>2</sub>).

Two separate serial data channels are implemented. Both channels are capable of simultaneous transmission and reception. Six parallel inputs and eight parallel outputs are also provided. These pins can be programmed for standard parallel I/O, or they can be used to implement handshaking required by some serial systems. An internal clock/timer circuit is also available and can be programmed to generate square waves on OP<sub>3</sub>. Figure 9.18 shows each function available on the parallel input and output lines. The six parallel inputs (IP<sub>0</sub> through IP<sub>5</sub>) can be programmed as clear-to-send inputs for each channel, or as transmitter/receiver clock inputs (for use with custom BAUD rates). The eight parallel outputs can be programmed as request-to-send out-




FIGURE 9.17 Using the 68681 in a 68000-based system




FIGURE 9.18 Alternate function pins on the 68681

puts, as transmitter/receiver clock outputs, or as status outputs indicating when characters have been transmitted or received.

#### Programming the 68681

Due to the identical nature of the dual serial channels, we will only discuss how channel A may be programmed. Channel A's mode register 1, located at internal address 00, is selected after a RESET operation. Figure 9.19 shows the bit assignments for this register. Mode register 1 allows selection of the number of data bits used for each character, the type of parity (if any), and what type of interrupt is generated. A RxRDY (receiver ready) interrupt is generated when a new character has been received. A FFULL (FIFO Full) interrupt indicates that the three-character FIFO and receiver buffer are full (four characters have been received but not read from the UART yet and a fifth one is now arriving).

Channel A may be programmed to operate in *multidrop* mode. This mode of operation is used to connect many receivers, with each one receiving the same data. The receivers will ignore the received data until they detect their individual address characters, at which point they begin capturing received data until a block of characters has been received.

A second register is used to further specify operational characteristics for channel A. Channel A mode register 2 is located at the same address as mode register 1, and will be accessed only after mode register 1 has been written to. Mode register 1 will not be accessed again, unless a RESET is performed by the CPU. The bit assignments for mode register 2 are shown in Figure 9.20. The





FIGURE 9.19 Mode register 1 bit assignments (Reprinted with permission of Motorola Inc.)

lower 4 bits of mode register 2 select the number of stop bits. Usually this number will be 1, 1.5, or 2, but it is possible to select a portion of a stop bit between these values. For example, if bits 0 through 3 are all low, 0.563 stop bits are used in a 6-8 bits/character transmission, and 1.063 stop bits are used in a 5 bits/character transmission. We will not consider any of these fractional stop bit selections in this discussion.

A channel may operate in one of four modes: normal, automatic echo, local loopback, and remote loopback. Normal mode means that the transmitter and receiver operate independently of each other. In automatic echo mode, the channel transmits data as it is received, on a bit-by-bit basis. No data may be sent to the transmitter by the CPU in this mode. Local loopback mode internally connects the output of the transmitter to the input of the receiver. Thus, as a character is transmitted, it is also received. This mode is useful for testing the channel via software. The CPU may continue to use the transmitter and receiver sections. The last mode, remote loopback, is used to test a remote

	7–6			;	4		3–0					
	Channel mode			RTS trol	CTS enable		Stop bit length					
7 0 0 1 1	6 0 1 0 1	Normal Auto echo Local loopback Remote loopbac	0		enable		3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1	1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	$\frac{6-8 \text{ bits/}}{character}$ $\left\{ < 1 \right\}$ $1$ $\left\{ 1 \\ to \\ 2 \\ 2 \\ 2 \\ 1$	$\frac{5 \text{ bits/}}{\text{character}}$ $\left\{ < 1.5 \\ 1.5 \\ 1.5 \\ \left\{ 1.5 \\ 1.2 \\ 0 \\ 2 \\ 1.5 \\ 2 \\ 1.5 \\ 1.5 \\ 0 \\ 2 \\ 1.5 \\ 0 \\ 2 \\ 1.5 \\ 0 \\ 2 \\ 1.5 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $
						Disabled	1	1	1	1	£	2



device. The channel automatically transmits received data on a bit-by-bit basis. The CPU may not access the receiver. Both local and remote loopback modes are useful for channel testing through software.

BAUD rates for the transmitter and receiver are programmed through the clock-select register. Figure 9.21 shows the bit assignments for this register, which is located at internal address 02. The BAUD rates in parentheses are selected when bit 7 in the auxiliary control register is set. All other rates are selected when it is cleared. We will assume that bit 7 is cleared for this discussion. The auxiliary control register is used to select counter/timer clock sources, and will not be discussed here.

One last register is used to control channel A. The channel A command register, located internally at address 04, is used to enable/disable the transmitter and receiver sections and to reset various functions in the channel. Figure 9.22 shows the bit assignments for this register. The lower 4 bits are used to enable/disable the transmitter and receiver. Once these two sections have been enabled, writing zero to the lower 4 bits will have no effect on their

270	Chapter 9	Advanced	Programming	Using	68000	Peripherals
-----	-----------	----------	-------------	-------	-------	-------------


	7-4					3–0							
	Receiver clock select					Transmitter clock select							
7	6	5	4	BAUD rate	3	2	1	0	BAUD rate				
0	0	0	0	50 (75)	0	0	0	0	50 (75)				
0	0	0	1	110	0	0	0	1	110				
0	0	1	0	134.5	0	0	1	0	134.5				
0	0	1	1	200 (150)	0	0	1	1	200 (150)				
0	1	0	0	300	0	1	0	0	300				
0	1	0	1	600	0	1	0	1	600				
0	1	1	0	1200	0	1	1	0	1200				
0	1	1	1	1050 (2000)	0	1	1	1	1050 (2000)				
1	0	0	0	2400	1	0	0	0	2400				
1	0	0	1	4800	1	0	0	1	4800				
1	0	1	0	7200 (1800)	1	0	1	0	7200 (1800)				
1	0	1	1	9600	1	0	1	1	9600				
1	1	0	0	38.4k (19.2k)	1	1	0	0	38.4k (19.2k)				
1	1	0	1	Timer	1	1	0	1	Timer				
1	1	1	0	IP4 - 16X	1	1	1	0	IP3 – 16X				
1	1	1	1	IP4 - 1X	1	1	1	1	IP3 – 1X				

FIGURE 9.21 Bit assignments in clock select register (Reprinted with permission of Motorola Inc.)

operation. In this way, the upper bits can be changed to issue new commands to the channel without disabling the transmitter or receiver.

When interrupts are not used to indicate the completion of a transmission or the reception of a new character, the CPU must be able to examine the status of the channel to determine these conditions. The channel A status

7		64			3-2				1-0		
X		Misc. commands			Transmitter command				Receiver command		
6	5	5	4		3	2	-	1	0		
0	) (	0	0	No command	0	0	No action	0	0	No action	
C	) (	0	1	Reset MR pointer	0	1	Trans. enabled	0	1	Rec. enabled	
(	)	1	0	Reset receiver	1	0	Trans. disabled	1	0	Rec. disabled	
0	)	1	1	Reset transmitter	1	1	Do not use	1	1	Do not use	
1		0	0	Reset error status							
1		0	1	Reset channel brea	k interrup	t					
1		1	0	Start break							
1		1	1	Stop break							



7	6	5	4	3	2	1	0
Received break	Framing error	Parity error	Overrun error	TxEMT	TxRDY	FFULL	RxRDY

Note: All bits are active when high.

FIGURE 9.23 Channel A status register (Reprinted with permission of Motorola Inc.)

register, located at internal address 02, can be used for this purpose. The channel A status register indicates the states of the transmitter and receiver sections, and their associated FIFOs, and also any error conditions that may have arisen in the channel, such as parity, overrun, and framing. Figure 9.23 shows the bit assignments for the status register.

Any routine that desires access to the transmitter or receiver sections must first check the appropriate status bit, to see if the section is busy. When it is acceptable to read the received data, or send new data to the transmitter, the channel A receiver/transmitter buffer, located at internal address 06, must be accessed. Reading address 06 places a received character onto the processor's data bus. This character will either come directly from the receiver or from the receiver's FIFO (if more than one character has arrived since the last read). To transmit a character, data must be written to address 06.

The two examples that follow show how channel A in the 68681 can be initialized, and how a character-input routine can be written to implement serial data reception.

**Example 9.2:** The following code is used to program channel A for normal mode operation, 1200 BAUD in both transmitter and receiver, 7 data bits/ character, even parity, and 2 stop bits. A base 68681 address of 6000 is used. Odd external addresses are used to generate the correct internal addresses.

MODER1	EQU	6000H	;mode registers 1 and 2
CLKSEL	EQU	6002H	;clock select register
COMMAND	EQU	6004H	;command register
INITA	MOVE.B MOVE.B MOVE.B MOVE.B RTS	#2,MODER1 #0FH,MODER1 #66H,CLKSEL #5,COMMAND	;select even parity, 7 data bits ;select normal mode, 2 stop bits ;select 1200 BAUD ;enable transmitter/receiver

Once the channel has been initialized, a a routine similar to CHARIN, presented in the next example, can be used to read received characters.

Example	9.3:		
STATUS RECDATA	EQU EQU	6002H 6006H	;status register ;receiver buffer
CHARIN	MOVE.B ANDI.B BEQ MOVE.B ANDI.B RTS	STATUS,DO #01H,DO CHARIN RECDATA,D1 #7FH,D1	;get channel status ;mask off all other bits ;loop until character received ;read received character ;clear MSB for true ASCII


Note that CHARIN will not return until a character has been received.

## 9.5 THE 68230 PI/T (PARALLEL INTERFACE/TIMER)

Parallel input and output differs from serial I/O in a number of ways. Serial data transfer occurs 1 bit at a time, and thus requires multiple bit times (based on the BAUD rate) to transfer an entire chunk of data. With parallel I/O, all bits get transferred at the same time, resulting in a much faster data transfer rate. As an example, a serial output line, running at 19200 BAUD, takes almost 417  $\mu$ s to transmit 8 bits. At 417  $\mu$ s per byte, the serial output would take over .4 second to transmit 1024 bytes. A parallel output port, capable of sending 8 bits at once, would take a much smaller amount of time. If the parallel port could output a new byte every 10  $\mu$ s (under CPU control), only .01 second is needed to transfer all 1024 bytes. This is almost 42 times faster than the serial output rate. When high-speed data transfers are needed (as is the case during DMA operations), parallel I/O is usually used.

Though parallel I/O is faster than serial I/O, it still contains a slight disadvantage. Parallel I/O often requires the use of handshaking signals to ensure that the data gets transferred properly. Serial I/O, due to its asynchronous nature, does not. We will see, however, that parallel I/O devices come equipped with the necessary handshaking logic already implemented. The handshaking signals are usually represented by strobes, or by clock pulses. Figure 9.24 shows the action of handshaking signals on parallel input and output ports. Figure 9.24 indicates that the external circuitry sending or receiving the parallel data will make use of the handshaking signal during the transfer.

One device capable of performing parallel I/O is the 68230 parallel interface/timer. The 68230 contains three parallel ports, with each port consisting of eight parallel lines. The three ports are called PA, PB, and PC. Ports A and B can be programmed as output or input ports (or even both at the same time). The direction of individual bits can also be programmed, and a special mode of operation allows for combining ports A and B into a single 16-bit port. The 68230 can be programmed to interrupt the processor when any port receives




new data. This is very helpful and eliminates the need for the CPU to constantly poll the port as it looks for new data.

The 68230 also contains a 24-bit counter. The counter is loaded by the programmer and counts down each time it is clocked. The 68230 can be programmed to interrupt the processor when the counter reaches a count of 000000. Other programming modes exist that can turn the output of the counter into a square-wave generator whose frequency is controlled by the initial value of the counter.

In the next two sections, we will see how the 68230 is connected to the 68000 and how it is programmed.

### Interfacing the 68230

Figure 9.25 shows a simplified diagram detailing the required connections between the 68000 and the 68230. Since the 68230 is designed for use with the



Note : PC<sub>2</sub>-PC<sub>7</sub> are dual function pins

#### FIGURE 9.25 Interfacing the 68230 PI/T

68000, most connections go directly from one chip to the other. The exception is the  $\overline{\rm CS}$  (chip-select) pin, which requires an external address decoder. The address decoder will place the 68230 at the desired location within the address space of the processor. The 68230 is then programmed and used by reading and writing data to the correct memory-mapped locations. These locations are selected by the state of the five register-select inputs (RS<sub>1</sub> through RS<sub>5</sub>). The register-select inputs address the 23 internal registers of the 68230. H<sub>1</sub> and H<sub>2</sub> are the handshaking signals associated with port A (PA<sub>0</sub> through PA<sub>7</sub>). H<sub>3</sub> and H<sub>4</sub> are the handshaking signals for port B (PB<sub>0</sub> through PB<sub>7</sub>). A number of signals on port C (PC<sub>0</sub> through PC<sub>7</sub>) can be programmed to provide special functions. PC<sub>5</sub>/PIRQ can be programmed as a parallel I/O pin, or as an interrupt request output. PC<sub>6</sub> and PC<sub>7</sub> may be programmed as parallel I/O, timer (PC<sub>7</sub>), <u>or port (PC<sub>6</sub>)</u> interrupt acknowledge inputs. PC<sub>4</sub> has an alternate function as DMAREQ (DMA request). Finally, PC<sub>3</sub> and PC<sub>2</sub> can be programmed to serve as the timer output and input signals.

## Programming the 68230

The 68230 is programmed after a CPU RESET by writing the appropriate control codes to its internal registers. Ports A and B are capable of operating in one of four modes. These modes offer the following functions:

- Mode 0: Unidirectional 8-bit transfers on A and B.
- Mode 1: Unidirectional 16-bit transfers. Port A is the MSB, port B the LSB.
- Mode 2: Bidirectional 8-bit transfers on B, bit I/O on A.
- Mode 3: Bidirectional 16-bit transfers. Port A is the MSB, port B the LSB.

Each mode contains an additional submode that defines the operation of the four handshaking signals (H<sub>1</sub> through H<sub>4</sub>). The mode is programmed by writing a control word to the 68230's port general control register (PGCR). Figure 9.26 shows how the bits in the PGCR are defined. Bits 6 and 7 are used to select the mode of operation for the ports. Bits 4 and 5 are used to enable/disable the handshaking pins for each port. The remaining bits control the sense of each handshaking line. For example, if bit 0 (H<sub>1</sub> sense) is zero, H<sub>1</sub> will become activated by a low-level (logic 0) voltage at its input. If bit 0 is high, H<sub>1</sub> will be activated by a high-level (logic 1) voltage. H<sub>2</sub>, H<sub>3</sub>, and H<sub>4</sub> operate the same way.


When programming the mode bits, the 68230 requires that the  $H_{12}$  and  $H_{34}$  enable bits be zero. Only after the mode has been programmed can these two bits be changed. The following section of code shows how the 68230 can be programmed for mode 1,  $H_{12}$  and  $H_{34}$  enabled, and active high handshaking:

MOVEA.L	#PGCR,A0	;point to PGCR address
MOVE.B	#40H,(A0)	;select port mode l
MOVE.B	#7FH,(AO)	;enable H12 and H34, active high handshaking

The PGCR address is a function of the  $\overline{CS}$  circuitry and the 68230's internal address for the PGCR register (0). Thus, if the address decoder has been designed to respond to addresses 4000 through 403F, the PGCR can be programmed by writing data to location 4001.

Interrupts and DMA are controlled by the port service request register (PSRR). The PSRR defines the operation of multifunction pins  $PC_4$  through

	7	6	5	4	3	2	1	0
	Port mode control			H <sub>12</sub> E ENABLE	H <sub>4</sub> sense	H <sub>3</sub> sense	H <sub>2</sub> sense	H <sub>1</sub> sense
				~				
0 0 1 1	1 N 0 N	1ode 0 1ode 1 1ode 2 1ode 3		DISABLE ENABLE		when	at a high volt	



7	6–5	4–3	2-0					
*	SVCRQ select	Operation select	Port interrupt priority control					
<u>6</u> 0	5 X PC4/DMAREQ		1 0 Highest Lowest					
-	is PC <sub>4</sub> .	0	0 0 H1S H2S H3S H4S					
1	<ol> <li>PC4/DMAREQ is DMAREQ. Transfers are controlled by H₁.</li> <li>PC4/DMAREQ. is DMAREQ. Transfers are controlled by H₃.</li> <li>4 3</li> </ol>	0 0 1 1 1 1 1	0 1 H2S H1S H3S H4S 1 0 H1S H2S H4S H3S 1 1 H2S H1S H4S H3S 0 0 H3S H4S H1S H2S 0 1 H3S H4S H1S H2S 1 0 H4S H3S H1S H2S 1 1 H4S H3S H2S H1S					
	0 0	$\begin{array}{c} PC_{5} \overline{\text{PIRQ}} \text{ is } PC_{5}, \\ PC_{6} \overline{\text{PIACK}} \text{ is } PC_{6}. \end{array}$	No interrupts supported.					
	0 1	$\begin{array}{l} PC_5 / \overline{PIRQ} \text{ is } \overline{PIRQ}. \\ PC_6 / \overline{PIACK} \text{ is } PC_6. \end{array}$	} Autovectored interrupts supported.					
	1 0	PC <sub>5</sub> / <del>PIRQ</del> is PC <sub>5</sub> . PC <sub>6</sub> / <del>PIACK</del> is <del>PIACK</del> .						
	1 1	$PC_5/\overline{PIRQ}$ is $\overline{PIRQ}$ . $PC_6/\overline{PIACK}$ is $\overline{PIACK}$ .	Vectored interrupts supported.					

FIGURE 9.27 The port service request register

PC<sub>7</sub>. Interrupt priority levels are also programmed by the PSRR. Figure 9.27 shows how the PSRR is defined. Bit 7 is unused and thus thought of as always low.

Bits 5 and 6 control the operation of the PC4/ $\overline{DMAREQ}$  pin. Two modes of DMA are possible, one controlled by H<sub>1</sub> and the other by H<sub>3</sub>. If no DMA is required, PC<sub>4</sub> is available for parallel I/O.

Bits 3 and 4 control the operation of  $PC_5/\overline{PIRQ}$  and  $PC_6/\overline{PIACK}$ . When port interrupts are required, these pins should be programmed as  $\overline{PIRQ}$  and  $\overline{PIACK}$ . Otherwise,  $PC_5$  and  $PC_6$  may be used as parallel I/O lines.

The three lower bits in the PSRR are used to select the port interrupt priority. Eight priority schemes are available, with each one ranking the four handshake lines from highest to lowest.

The PSRR has an internal 68230 address of 02. To continue with the address decoding example previously used, the PSRR is accessed by writing to location 4003. The following section of codes shows how this can be done. In this example the 68230 is being programmed for I/O on  $PC_4$  (no DMA), vectored interrupts, and an interrupt priority of H2S...H1S...H3S.


PSRR	EQU	4003H	
		#1BH,D0 D0,PSRR	;bit pattern 0 00 11 011 for PSRR ;write pattern to the PSRR

When vectored interrupts have been selected, the vector number should be written into the 68230's port interrupt vector register (PIVR), located internally at address 0A. Only the upper 6 bits of the PIVR can be written to by the programmer. The lower 2 bits generated depend on which handshaking line produced the interrupt request, as shown in Figure 9.28. The programmer sets the base vector number.  $H_1$  through  $H_4$  are then used to determine the actual vector number when the interrupt is acknowledged.

A base vector number of 50 can be written to the 68230 by the following code:

PIVR	EQU	400BH	;example	68230	PIVR	address
•						
•		#50H,D2 D2,PIVR				

The four interrupt vectors possible after execution of this code sequence are 50, 51, 52, and 53. When using the timer to generate interrupts, the timer interrupt vector register (TIVR), located within the 68230 at address 22, should be loaded with an 8-bit vector number. Port and timer interrupts are serviced separately.



Each of the three parallel ports has a data direction register associated with it. The data direction register (DDR) is used to program the direction of I/O on each bit in the port. Each bit in the DDR controls the direction of the corresponding pin in the I/O port. For example, bit 0 in port A's DDR controls the direction of  $PA_0$ . To program a pin for output, its corresponding bit in the DDR should be a 1. A 0 in any bit of a DDR programs the pin for input.

The three data direction registers and their internal 68230 addresses are:

Port A DDR (PADDR):	Address 04
Port B DDR (PBDDR):	Address 06
Port C DDR (PCDDR):	Address 08

The following section of code programs all bits on port A as output, all bits on port B as input, and half of port C (the lower 4 bits) as input and the other half as output:

PADDR · ·	EQU	4005H	;example DDR address
	MOVEA.L	#PADDR, A0	;init pointer to DDR
	ST	D0	;set lower byte to all ls
	MOVE.B	D0, (A0)	;program port A for all output
	CLR.B	D0	;lower byte is all 0s now
	MOVE.B	D0, 2(A0)	;program port B for all input
	MOVE.B	#OFH, D0	;pattern is 0000 1111
	MOVE.B	D0, 4(A0)	;program port C half and half

Once the ports have been programmed, they are accessed via their respective port data register. If port A has been programmed for output, writing data into the port A data register (PADR) will send the data to the output lines. Reading port input data is done by reading its port data register. Each port has its own data register and internal 68230 address, as seen here:

Port A data	register (PADR):	Address 10
Port B data	register (PBDR):	Address 12
Port C data	register (PCDR):	Address 18

Assuming that port B has been programmed for output, the following code will output an 8-bit binary count to the port:

PBDR	EQU	4013H	;example 68230 PBDR address
:			
COUNT	MOVE.B ADDQ.B BRA	DO, PBDR #1,DO COUNT	;output count to port

A more exotic parallel application involves the use of a digital-to-analog converter (DAC). In Figure 9.29(a), a 1408 8-bit DAC is connected to port B of the 68230. A 741 operational amplifier is used to convert the 1408's output




FIGURE 9.29 8-bit digital to analog converter circuit: (a) schematic; (b) generated waveforms

current into a proportional voltage. The table within Figure 9.29(a) indicates that the analog output voltage will be -2.5 volts when a zero byte is output to port B. Voltage steps of 19.6 millivolts are possible by adjusting the LSB of port B.

With an 8-bit DAC connected to the output of the 68230 we can generate some useful and interesting waveforms (see Figure 9.29(b)). First is the *square wave:* 

SQRWAVE	MOVE.B	#0,PBDR	;output low level
	JSR	DELAY	;and delay
	MOVE.B	#OFFH,PBDR	;output high level
	JSR	DELAY	;and delay
	BRA	SQRWAVE	;repeat cycle

The use of a DELAY between outputs allows the user to control the frequency of the waveform that is generated.

Then next waveform is the *ramp*:

RAMP	CLR.B	DO	;init output register
NEXTR	MOVE.B	DO , PBDR	;output pattern
	JSR	DELAY	;and delay
	ADDQ.B	#1,D0	; increment output register
	BRA	NEXTR	;and repeat

The ramp waveform drops sharply at the end of every cycle when the output register wraps around from FF to 00.

A triangle waveform is generated by repeatedly ramping up and down:

TRIANGLE TRIONE	CLR.B MOVE.B JSR ADDQ.B CMP.B	D0 D0, PBDR DELAY #1,D0 #0,D0	;ramp up until 00 is seen
	BNE SUBQ.B	TRIONE #1.DO	;exit TRIONE loop if OO
TRITWO	MOVE.B JSR SUBQ.B CMP.B	D0, PBDR DELAY #1,D0 #0,D0	;ramp down until 00 is seen
	BNE BRA	TRITWO TRIONE	;start over if OO

Other interesting waveforms can be generated (such as sine waves and synthesized speech) with the use of a data table. These are left for you to implement on your own.

So far we have only examined the operation of the parallel ports on the 68230. In addition to these 24 I/O lines, the 68230 contains an internal 24-bit counter. The counter circuitry can be programmed for a variety of functions to generate square waves and various kinds of interrupts.

The counter is loaded by writing the 24-bit value into three 8-bit registers. These three registers are called the counter preload registers, with each one holding eight counter bits. The addresses of the three counter registers are:

CPRH (upper 8 bits of counter value):	Address 26
CPRM (middle 8 bits of counter value):	Address 28
CPRL (lower 8 bits of counter value):	Address 2A


To load the counter, write individual bytes into each preload register.

CPRH EQU 4027H

;example 68230 CPRH address

MOVEA.L	#CPRH,AO	;init	pointer	to	CPRH
MOVE.B	#3CH,(A0)	;fill	CPRH		
MOVE.B	#05H,2(A0)	;fill	CPRM		
MOVE.B	#2FH,4(A0)	;fill	CPRL		

Once the counter has been loaded, its mode of operation is selected by writing a control word to the 68230's timer control register (TCR), located at internal address 20. Figure 9.30 shows how the bits in the TCR are defined.



Bits 5–7 select one of six modes of operation. While doing so, they configure multifunction pins  $PC_3/TOUT$  and  $PC_7/\overline{TIACK}$  on port C. The timer is capable of supporting vectored interrupts, autovectored interrupts, or no interrupts at all.

Bit 4 is the zero detect control bit, which decides what the counter will do when it has been decremented to 000000. When 0, it allows for automatic reloading of the counter (from the preload registers). When high, the counter rolls over (to FFFFFF). Counting resumes in both cases.


Bits 2 and 1 control the method used to clock the counter. The 68230 contains an internal 5-bit prescaler (a second counter) that may be programmed to clock the 24-bit counter. Figure 9.31 shows the four possible ways the 24-bit counter can be clocked. The prescaler divides its input clock by 32. Thus, if bits 2 and 1 are both low and the CLK frequency is 2 MHz, the counter's clock rate is 62.5 kHz.

Bit 0 is the timer enable bit. When low, it prevents the counter from counting even if clock pulses are supplied. The counter will count only when bit 0 is high.

Some sample control words and their resulting operations are:

101 0 0 00 1:	Periodic vectored interrupts are generated each time the counter reaches 000000.
010 0 0 00 1:	A square wave is generated at TOUT. Its period is twice
	the time needed for the counter to count down to 000000.
111 1 0 00 1:	Generate a single autovectored interrupt when the counter
	reaches 000000.
000 1 0 11 1:	Clock pulses arriving at TIN are counted. Can be used for keeping time or measuring frequency.

Now that most of the basics have been covered, we can examine two applications for the 68230. The first application uses the 68230 to scan 16 pushbut-



tons (arranged as a hexadecimal keypad). The second application uses the 68230 to multiplex four 7-segment displays.

**Example 9.4:** Figure 9.32 shows the schematic of a 68230 interfaced to 16 pushbuttons, arranged in a 4-by-4 matrix. The pushbuttons are all normally open, momentary contact. The four rows of buttons are scanned by port A bits 0-3. The four columns are sensed by port B bits 0-3. Initialization software for the 68230 requires that port A be programmed for output and port B for input. The technique used to scan the keyboard matrix assumes that only *one* button is pushed at any instant.




FIGURE 9.32 Sixteen-key keypad scanner using 68230

From the schematic, you will see that whenever a button is pushed it will short out its connecting row and column lines. For example, if button "5" is pushed, the column connected to PB<sub>1</sub> and the row connected to PA<sub>1</sub> are shorted together. To detect any button pushed in a single row, we must output a 0 to the row line. Any button connected to that row will place a 0 on its associated port B pin. So, to scan the second row of buttons—buttons 7, 6, 5, and 4—we output a 0 on PA<sub>1</sub> (and 1s on PA<sub>0</sub>, PA<sub>2</sub>, and PA<sub>3</sub>), and look for 0s on PB<sub>0</sub> through  $PB_3$ . Table 9.1 shows how all 16 buttons may be scanned with this technique.

TABLE 9.1 codes	Keyboard scanning	Parallel Outputs				
		$PA_3$	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>	<b>Buttons Scanned</b>
		1	1	1	0	3, 2, 1, 0
		1	1	0	1	7, 6, 5, 4
		1	0	1	1	B, A, 9, 8
		0	1	1	1	F, E, D, C

The subroutine READKB, which follows, scans the keypad matrix using the technique just described. If a single button is pushed, the number of the button (0 through F) will be returned in the lower byte of D0. If no buttons are pushed, D0 will contain 80H in its lower byte. The column bits are checked by rotating them into the carry flag and checking for a 0.

PADR PBDR	EQU EQU	4011H 4013H	;sample 68230 port A address ;sample 68230 port B address
READKB	CLR.B MOVEQ MOVE.B	DO #3,D1 #0FEH.D2	;init DO to button O ;init row counter ;init row-pattern generator
NEXTROW	MOVEQ MOVE.B MOVE.B	#3, D3 D2, PADR PBDR, D4	;init column counter ;select a row to scan ;read button information
NEXTCOL	ROR.B BCC ADDQ.B DBF ROL.B DBF MOVE.B	#1,D4 GOTKEY #1,D0 D3,NEXTCOL #1,D2 D1,NEXTROW #80H,D0	;move column bit into carry ;next button number ;check other columns ;generate next row pattern ;check other rows ;no buttons pushed
GOTKEY	RTS		;return with button code in DO

Since mechanical contact bounce is always a problem, we will need to read the keypad a number of times, hoping that each read produces the same button information. Usually a short delay of 10 ms between reads is used to eliminate contact bounce. The following subroutine, GETKEY, reads the keypad twice, returning only when it gets the same button code each time. DELAY is a subroutine that produces 10 ms of delay.

Y	BSR	READKB
	CMPI.B	#80H,D0
	BEQ	GETKEY
	MOVE.B	DO,KEY
	BSR	DELAY

GETKE

;get a button code ;was a button pushed? ;no, keep reading ;save button codes ;wait 10 ms

```
BSR READKB ;check keypad again
CMP.B KEY,DO ;do we have a match?
BNE GETKEY
RTS
```

**Example 9.5:** Figure 9.33 shows the 68230 connections required to implement a multiplexed display. A multiplexed display consists of a number of displays connected in parallel, so that each display receives the same information. Only one display will actually become energized, however, because we only enable one display at a time. When the data on the segment lines of the displays is changed rapidly and they are enabled in a round-robin fashion, our eyes perceive the illusion of all displays being on at the same time. If the displays are not multiplexed quick enough, they will flicker (as the segments dim during disabled periods). To avoid flicker, the displays should be enabled at least 60 times every second.

Figure 9.33 shows that port A is used to drive the segments of each display, and port B controls the common pin. We need to output a 1 on one of the  $PB_0$ through  $PB_3$  lines to enable any display. The other three port B outputs should be low to keep their displays off. For example, to turn display 3 on, the pattern output to port B must be 0100. The subroutine TIMERINT is used to multiplex the displays. The 68230's timer will be initialized so that it generates a vectored interrupt once every 4 ms. TIMERINT will take care of enabling the next display in sequence, with a scan order of  $1 \dots 2 \dots 3 \dots 4$ . TIMERINT will automatically wrap around to display 1, after display 4 has been enabled for its time period. Initialization software is required to program ports A and B for output, to load the 24-bit timer counter with the proper value needed to generate 4-ms vectored interrupts, and to load the timer interrupt vector register with the interrupt vector number that will cause TIMERINT to be serviced.

DISPLAY SEGMENTS SEGPTR PADR PABR	BLOCK BLOCK BLOCK EQU EQU	1 4 4011H 4013H	;storage for display enable pattern ;buffer area for segment information ;segment pointer address buffer ;example 68230 port A address ;example 68230 port B address
TIMERINT	MOVE.B CLR.B ROR.B BCC MOVE.B MOVEA.L MOVEA.L	DISPLAY,DO PADR #1,DO NEXTDISP #08H,DO #SEGMENTS,AO AO,SEGPTR	;get enabled display pattern ;turn off segments in current display ;generate next display enable pattern ;scanned all four yet? ;load initial enable pattern ;load initial segment data pointer ;save it
NEXTDISP	MOVE.B MOVEA.L MOVE.B MOVE.B MOVEA.L MOVE.B RTS	D0, PBDR SEGPTR, AO (A0)+,D1 D1, PADR A0, SEGPTR D0,DISPLAY	turn on next display ;get address of next segment data ;get segment data ;display new data ;save segment pointer ;save current enable pattern




FIGURE 9.33 A four-digit multiplexed display

# 9.6 THE 68901 MULTIFUNCTION PERIPHERAL


The previous two sections dealt with peripherals capable of supporting serial and parallel I/O. The usefulness of programmable I/O is clear. Many different applications can be performed with the same hardware, with the hardware

configured differently by the software, for each application. The peripheral covered in this section brings parallel and serial I/O together in one chip. The 68901 multifunction peripheral contains a programmable 8-bit port and a single-channel serial transmitter/receiver. In addition, the 68901 contains four internal timers, which can be used to generate square waveforms, perform pulse width measurements, and generate periodic interrupts. Since we have covered parallel and serial I/O in some detail in the previous sections, we will not spend a great deal of time on them here. Instead, we will concentrate on the other features of the 68901. These features include a daisy-chained prioritized interrupt structure and 16 types of maskable interrupts.

#### Interfacing the 68901

Figure 9.34 shows a simplified schematic of how the 68901 is connected to a 68000-based system. The 68901 communicates with the processor via an 8-bit bidirectional data bus. This data bus is connected to the lower half ( $D_0$  through  $D_7$ ) of the processor's data bus when the 68000, 68008, and 68010 are used. The 68020 requires that the 68901 be connected to  $D_{24}$  through  $D_{31}$  for proper operation.

Five register-select inputs (RS<sub>1</sub> through RS<sub>5</sub>) are used to select the 24 internal registers used by the 68901. Interrupts are generated and acknowledged by the  $\overline{IRQ}$  and  $\overline{IACK}$  pins. Prioritized (daisy-chained) interrupts are made possible by the  $\overline{IE1}$  (interrupt enable in) and  $\overline{IEO}$  (interrupt enable out) pins. Multiple 68901s can be cascaded together by connecting the  $\overline{IEO}$  of one



#### FIGURE 9.34 Interfacing the 68901 to the 68000




FIGURE 9.35 Daisy chaining multiple 68901s

68901 to the IEI of another (as shown in Figure 9.35). The IEI pin of the highest priority 68901 must be grounded to make interrupts possible. The first 68901 in the chain will disable all others, via  $\overline{IEO}$ , should it request an interrupt. By connecting the 68901s in this fashion, we end up with a prioritized interrupt scheme. The first 68901 will have the highest priority. The last 68901 in the chain will have the lowest interrupting priority.

Returning to Figure 9.34, we see four separate functional sections. The first section is composed of eight programmable I/O lines,  $I_0$  through  $I_7$ . The direction of each one of these bits is programmable through an internal data direction register. Furthermore, each line is capable of generating a separate vectored interrupt when activated.

The second section is composed of signals connected to the four internal timers. TAI and TBI are clock inputs to timers A and B. TAO, TBO, TCO, and TDO are the four timer outputs. The timers are also capable of generating vectored interrupts. Timing signals for the timers are derived from a crystal connected to  $XTAL_1$  and  $XTAL_2$ .

The third section is composed of signals associated with the serial transmitter and receiver. SI (serial in) and SO (serial out) are the data lines connected to the receiver and transmitter. RC and TC are receiver and transmitter clock inputs, used to control the bit rate of each section. Alternatively, the transmitter and receivers may be clocked by a timer output.

The last section is used to control DMA operations and consists of two pins,  $\overline{TR}$  (transmitter ready) and  $\overline{RR}$  (receiver ready).

### Programming the 68901

A

The 68901 is configured for various modes of operation through the use of 24 internal registers. The registers, and their external addresses, are listed here:

Address	Register		
01	GPDR, general-purpose I/O data register		
03	AER, active edge register		
05	DDR, data direction register		
07	IERA, interrupt enable register A		
09	IERB, interrupt enable register B		

0B	IPRA, interrupt pending register A
0D	IPRB, interrupt pending register B
0F	ISRA, interrupt in-service register A
11	ISRB, interrupt in-service register B
13	IMRA, interrupt mask register A
15	IMRB, interrupt mask register B
17	VR, vector register
19	TACR, timer A control register
1B	TBCR, timer B control register
1D	TCDCR, timers C and D control register
1F	TADR, timer A data register
21	TBDR, timer B data register
23	TCDR, timer C data register
25	TDDR, timer D data register
27	SCR, synchronous character register
29	UCR, USART control register
2B	RSR, receiver status register
2D	TSR, transmitter status register
2F	UDR, USART data register

The GPDR is used to send and receive data from the parallel port (pins  $I_0$  through  $I_7$ ). The direction of data on these lines is controlled by the DDR. Each bit in the DDR specifies the direction of the corresponding bit in the I/O port. A 0 is used to program a pin for input, and a 1 to program the pin for output. The AER is used to program the transition required on a parallel input to generate an interrupt. High-to-low and low-to-high transitions are programmed by writing 0s and 1s to the desired bits in the AER.

The four timers are controlled by seven registers: TACR, TBCR, TCDCR, TADR, TBDR, TCDR, and TDDR. Timers A and B are programmed via the TACR and TBCR. Each control register consists of 5 user-programmed bits. Bit 4 is used to reset the timer. Bits 0 through 3 select the timer mode. Sixteen modes are possible with timers A and B, and are as follows:

- 0: Timer stopped
- 1: Delay mode, /4 prescaler
- 2: Delay mode, /10 prescaler
- 3: Delay mode, /16 prescaler
- 4: Delay mode, /50 prescaler
- 5: Delay mode, /64 prescaler
- 6: Delay mode, /100 prescaler
- 7: Delay mode, /200 prescaler
- 8: Event count mode
- 9: Pulse width mode, /4 prescaler
- A: Pulse width mode, /10 prescaler
- B: Pulse width mode, /16 prescaler
- C: Pulse width mode, /50 prescaler

- D: Pulse width mode, /64 prescaler
- E: Pulse width mode, /100 prescaler
- F: Pulse width mode, /200 prescaler

The delay mode of operation causes the timer to be decremented at a rate determined by the prescaler output. When the timer reaches a count of 01, it is reloaded from its data register. Additionally, the associated timer output will toggle and an interrupt may be generated if enabled by the interrupt mask register.

Timers C and D are limited in operation, and each timer's mode is specified via two groups of three bits in the TCDCR. Bits 0 through 2 control timer D, and bits 4 through 6 control timer C. Only timer modes 0 through 7 are available with timers C and D.

The USART (universal synchronous/asynchronous receiver/transmitter) section is controlled by a number of registers. The UCR selects the clock rate (1X or 16X), the character length (5 to 8 bits), the number of stop bits, and the parity. Two status registers are included (RSR and TSR) to provide status concerning the receiver and transmitter (buffers empty or full, parity and framing errors, and so on). The interrupt mask registers can be programmed to allow USART interrupts when a character is received or transmitted.

Vectored interrupts are generated by 16 different conditions. The vector number generated depends on the condition and the number stored in the VR. The upper 4 bits of the VR form the base vector number. The lower 4 bits are generated by the type of interrupt requested. All possible interrupts are listed here:

- 0: General-purpose interrupt 7  $(I_7)$
- 1: General-purpose interrupt 6 ( $I_6$ )
- 2: Timer A
- 3: Receiver buffer full
- 4: Receive error
- 5: Transmitter buffer error
- 6: Transmit error
- 7: Timer B
- 8: General-purpose interrupt 5  $(I_5)$
- 9: General-purpose interrupt 4  $(I_4)$
- A: Timer C
- B: Timer D
- C: General-purpose interrupt 3  $(I_3)$
- D: General-purpose interrupt  $2(I_2)$
- E: General-purpose interrupt 1  $(I_1)$
- F: General-purpose interrupt 0  $(I_0)$

As shown, all major sections of the 68901 are capable of generating interrupts. The actual vector number generated is a combination of the upper 4 bits in the

VR (that are supplied by the programmer) and the lower 4 bits (the interrupt type from the previous list). For example, if the upper bits have been set to 1000 (8) and timer C generates an interrupt, the vector number produced is 8A.

When a small system requires parallel I/O, serial I/O, and timing functions, the 68901 is an ideal way to provide all functions with a minimum of hardware.

# 9.7 THE 68153 BUS INTERRUPT MODULE

In the previous sections, we have seen that many peripheral interrupts exist and need to be serviced. Designing hardware to service a large number of interrupts can easily become a complicated task. Additionally, the hardware will be designed to produce certain fixed results. Future changes are thus difficult to implement without changing the hardware.

A peripheral designed to handle independent interrupt requests for up to four devices and be configured through software is the 68153 bus interrupt module. Asynchronous interrupts coming from the four sources will cause the 68153 to interrupt the processor and supply a preprogrammed vector number. If the system requirements change sometime in the future, no hardware redesign is needed: The 68153 must simply be initialized differently to handle the new requirements.

#### Interfacing the 68153

Figure 9.36 shows the interfacing required to connect the 68153 to the 68000. As usual, the asynchronous bus signals are used to control the transfer of data between the CPU and the peripheral, with the address decoder setting the base address for the device. Address lines  $A_1$  through  $A_3$  serve two purposes. First, they are used to select one of eight internal registers used by the 68153 to control generation of vectored interrupts. Second, they supply the interrupt level during interrupt acknowledge cycles. IACK (interrupt acknowledge) is driven low during an interrupt acknowledge cycle to inform the 68153 that it must supply an interrupt vector. IACKIN and IACKOUT are included to implement daisy chaining of the 68153 with other devices (for example, a second 68153). When IACKIN is high, the 68153 will not respond to an interrupt acknowledge cycle. When low, the 68153 will check its internal registers (during an interrupt acknowledge cycle) to see if it should respond. If the interrupt levels stored in the internal registers match the level supplied by  $A_1$  through  $A_3$ , the 68153 will respond with a vector number and output a high on IACKOUT (to disable other devices in the chain). If no match is found, IACKOUT will be driven low, enabling other devices in the chain and allowing them to respond instead. Figure 9.37 shows two 68153s daisy chained together.




FIGURE 9.36 Interfacing the 68153 to the 68000


Getting back to Figure 9.36, we see seven bus interrupt request outputs,  $\overline{IRQ_1}$  through  $\overline{IRQ_7}$ . The level of the interrupt being serviced determines which of these outputs goes low. Since  $\overline{IRQ_1}$  through  $\overline{IRQ_7}$  are open-collector outputs, a pull-up resistor is required for proper operation.


Device interrupt request signals  $\overline{INT}_0$  through  $\overline{INT}_3$  are used by up to four external devices (peripherals) to request a bus interrupt. The 68153 will output the encoded device number (0 through 3) it is responding to on outputs  $\overline{INTAL}_0$  and  $\overline{INTAL}_1$ . These two outputs are valid when  $\overline{INTAE}$  (interrupt acknowledge enable) is active. These outputs are provided to allow the external device the option of supplying its own vector number.

#### Programming the 68153

The 68153 contains eight internal registers that must be programmed to provide interrupt processing. These registers are assigned as follows:

- 0: Control register 0 (for  $INT_0$ )
- 1: Control register 1 (for  $INT_1$ )
- 2: Control register 2 (for  $INT_2$ )





- 3: Control register 3 (for  $\overline{INT}_3$ )
- 4: Vector register 0
- 5: Vector register 1
- 6: Vector register 2
- 7: Vector register 3

Each control register is paired with a vector register. The vector register is loaded with an 8-bit vector number that will be supplied when the appropriate interrupt is requested. The control register, depicted in Figure 9.38, is used to store the interrupt level and other control information. The IRQ output that will be active when the interrupt is acknowledged is coded in the lower 3 bits. Device interrupts are enabled/disabled through bit 4, IRE. Bit 3, IRAC, is used to automatically clear the IRE bit when an interrupt is acknowledged. This will require the interrupt service routine to set IRE again, if further interrupts are desired.


If the external device is going to supply the vector number instead of the 68153, the  $\overline{IN}/X$  bit should be set. When cleared, the 68153 supplies the vector number from the appropriate vector register.

The 68153 is an ideal device for use with older peripherals or non-68000based devices that are incapable of generating interrupt vector numbers by themselves.

**Example 9.6:** The subroutine INTSET, listed here, is used to set up all four interrupt vector registers and their respective control registers for a 68153 located at base address B000.

CONTROLO	EQU	0B000H
----------	-----	--------

MOVE.B #11H,1(AO) ;INT MOVE.B #1CH,3(AO) ;INT MOVE.B #0E7H,5(AO) ;INT MOVE.B #22H,7(AO) ;INT MOVE.B #24H,9(AO) ;vec MOVE.B #95H,11(AO) ;vec MOVE.B #96H,13(AO) ;vec	t register pointer 70 enabled, level IRQ1 71 enabled, level IRQ4 72 enabled, level IRQ7 73 disabled, level IRQ7 75 otron number for INT0 75 otron number for INT1 75 otron number for INT2 75 otron number for INT3
---	---



for general use (as in processor-to-processor communication)

## 9.8 THE 68881 FLOATING-POINT COPROCESSOR

Coprocessors have been mentioned numerous times throughout this text. A coprocessor is used to enhance the power of its host processor, which, by design, does not include an extensive set of instructions capable of handling floatingpoint numbers. A floating-point number (defined by the IEEE Standard for Floating-Point Arithmetic, and implemented by the 68881) consists of up to 64 bits of mantissa, a sign bit, and a 15-bit exponent. This 80-bit number does not fit into any of the processor's registers. For this reason, the 68881 contains a set of internal floating-point registers, each 80 bits long, that are accessed and manipulated by the coprocessor's set of floating-point instructions. These instructions are mixed in with the instructions of the host processor, and when encountered, cause the coprocessor to perform the specified function. As far as the programmer is concerned, the combination of processor and coprocessor (any 68000 family CPU connected to the 68881) operate as a single processor, capable of executing the additional floating-point instructions. The 68881 is most efficiently operated when interfaced to the 68020, but may also be connected to the 68000, 68008, 68010, and 68030. The only difference is the amount of hardware required in the interface.

The 68881 has a large set of floating-point instructions (a total of 40), composed of move, arithmetic, branch, and other miscellaneous instructions. Seven data formats are supported. Three of these formats—byte, word, and long word—are already known to us. The other four are single-, double-, and extended-precision, and packed decimal. A floating-point instruction extension is used to specify the data format.

Many of the 68881's floating-point instructions require less than 100 clock cycles to execute. Others require many hundreds of clock cycles to complete. Even so, the coprocessor offers a great speed advantage not available when performing similar operations with an ordinary processor.

#### Interfacing the 68881

Figure 9.39 shows the required connections used to interface the 68881 to the 68000. The size difference between the processor's 16-bit data bus and the coprocessor's 32-bit data bus requires that the upper and lower halves of the 68881's data bus be wired in parallel.  $A_0$  and SIZE are used to configure the 68881 for the size of the processor's data bus. DS (data strobe) is used to indicate that valid information exists on the data bus. The AND gate is used to assert DS whenever UDS or LDS goes low. DSACK<sub>1</sub> (data transfer and size acknowledge) is used to signal the completion of an asynchronous bus transfer. When the host processor is the 68020, DSACK<sub>1</sub> and a second signal,  $\overline{DSACK_0}$ , are used to indicate the size of the data transfer between the processor and the 68881.

Both the host processor and the coprocessor are capable of running at different speeds. It is therefore not necessary to provide both with an identical clock signal.




FIGURE 9.39 Floating-point coprocessor connections to the 68000

#### Programming the 68881

 $D_0 - D_7$ 

The 68881 contains a number of internal registers that can be accessed by the programmer. Eight floating-point registers (FP0 through FP7) are used to store 80-bit numbers for use in 68881 calculations. A 32-bit control register is used to program the types of exceptions the 68881 will generate (that is, divide-by-zero, operand error, inexact decimal input), and also selects the type of rounding to be used in calculations (toward zero, toward positive or negative infinity). A 32-bit status register contains the floating-point condition codes, quotient bits, and exception status data, all accessible by the programmer. Another 32-bit register is used to save the host processor's address of the last floating-point instruction that was executed.

The floating-point instructions available with the 68881 are separated into four groups: monadic (one operand); dyadic (two operands); branch, set, and trap-on-condition; and miscellaneous. All instructions are listed according to group as follows:

## Monadic

FABS, absolute value FACOS, arc cosine

Dyadic

FADD, add FCMP, compare

 $D_0 - D_7$ 

FASIN, arc sine FATAN, arc tangent FATANH, hyperbolic arc tangent FCOS, cosine FCOSH, hyperbolic cosine FETOX, e to the xth power FETOXM1, e to the (x - 1)th power FGETEXP, get exponent FGETMAN, get mantissa FINT, integer part FINTRZ, integer part (truncated) FLOG10, log base 10 FLOG2, log base 2 FLOGN, log base e FLOGNPI, log base e of (x + 1)FNEG, negate FSIN, sine FSINCOS, simultaneous sine/cosine FSINH, hyperbolic sine FSQRT, square root FTAN, tangent FTANH, hyperbolic tangent FTENTOX, 10 to the xth power FTST, test FTWOTOX, 2 to the xth power

FDIV, divide FMOD, modulo remainder FMUL, multiply FREM, IEEE remainder FSCALE, scale exponent FSGLDIV, single-precision divide FSGLMUL, single-precision multiply FSUB, subtract

#### Branch, set, and trap-on-condition

FBcc, branch-on-condition FDBcc, decrement and branch-oncondition FScc, set byte-on-condition FTRAPcc, trap-on-condition

## Miscellaneous

FMOVE, move to/from 68881 register FMOVEM, move multiple registers FSAVE, save virtual machine state FRESTORE, restore virtual machine state FNOP, no operation

The 68881 also contains 22 internal constants. These constants may be directly loaded into a floating-point register, without the need for an external access. The 22 constants are as follows:

pi	log10(2)	e
log2(e)	log10(e)	0.0
ln(2)	ln(10)	1
10	100	10 (to 4th)
10 (to 8th)	10 (to 16th)	10 (to 32nd)
10 (to 64th)	10 (to 128th)	10 (to 256th)
10 (to 512th)	10 (to 1024th)	10 (to 2048th)
10 (to 4096th)		

Seven data types are supported by the 68881. The first three—byte, word, and long word—are also supported by the host processor. These three data types allow binary integers to be specified in the following ranges:

8 bits:	-128 to $+127$
16 bits:	-32768 to +32767
32 bits:	-2147483648 to +2147483647

Note that these ranges are for signed (2s complement) numbers.

Single-precision real numbers are specified by a 23-bit fraction, an 8-bit exponent, and a sign bit. Since all 68881 numbers are internally normalized, they each contain an additional bit of precision. For example, the fraction part of a single-precision number may look like this: 1.110101100010110100101 (1. followed by 23 data bits). The fractional part of a normalized number always begins with 1; therefore we do not need to specify the first bit of any number. We can use the 23 bits available for the fractional part only.

The eight exponent bits specify an unsigned exponent (in the range 0 to 255). An internal exponent bias of 127 is subtracted from the specified exponent to determine the true, signed exponent. For example, if the eight exponent bits represent an exponent of 100, the actual exponent of the single-precision number is 100 - 127, or -27. The signed exponent is a base 2 exponent.

Double-precision real numbers are specified by a 52-bit fraction, an 11-bit exponent, and a sign bit. The exponent bias for these numbers is 1023.

Extended-precision real numbers, the largest possible in the 68881, are specified by a 64-bit fraction, a 15-bit exponent (with a bias of 16383), and a sign bit. The 68881 performs all calculations involving real numbers, in extended-precision format. Single- and double-precision numbers are converted into this format before the calculations begin and reconverted back when finished. This ensures the smallest loss of accuracy.

The seventh data type supported is packed decimal real. BCD numbers are specified with this data type. These numbers may contain up to 17 digits in the mantissa and a three-digit exponent. The mantissa and exponent signs are specified with separate bits.

The data type (or format) of an operand is specified in the instruction, by use of a single-character extension. Each data format has its own extension character as follows:

Byte	.B
Word	.W
Long word	.L
Single	.S
Double	.D
Extended	.X
Packed Decimal	.Р

The best place for floating-point numbers to be saved is in the internal floating-point registers (FP0 through FP7), although the 68881 is also capable of accessing external memory as well. The 68881 supports all addressing modes available on 68000-based systems. Thus, instructions such as those listed here are possible:

FSUB.B	#3,FP0
FADD.L	D4,FP2

on

FADD.L	NUMBER, FP6
FADD.S	#2.7182818,FP1
FADD.D	(A2)+,FP5
FSUB.E	-(A1),FP4

The 68881 is too complicated to cover in detail in this discussion. Even so, two simple examples will serve to show how powerful this coprocessor is, and, hopefully, how much easier it is to use. Remember that floating-point instructions would need to be implemented in software, through complicated timeconsuming subroutines, if the 68881 were not available.

**Example 9.7:** The floating-point instructions in this example are used to calculate the standard deviation of a group of samples. There are n samples in the group, and they are saved in memory beginning at SAMPLES. The following equation will be used to compute the standard deviation (assuming that n is larger than 10):

S.D. = 
$$\sqrt{\frac{1}{n}\sum_{i=1}^{n} (X_i - \overline{X})^2}$$

where n = the number of samples


 $\overline{\mathbf{X}}$  = the average of the samples

First the average  $(\overline{X})$  will be computed, since this is needed during the calculations. The final result (the standard deviation) is found in FP2.

N SAMPLES	EQU BLOCK	? ?	;the number of samples goes here ;the samples go here
DPADD	MOVEA.L MOVE.W FSUB.D	#SAMPLES,A0 #N-1,D0 FP1,FP1	; init pointer to samples ; init loop counter ; clear FP1
DPADD	FADD.D DBF FDIV.D FSUB.D MOVE.W MOVEA.L	(A0)+,FP1 D0,DPADD #N,FP1 FP2,FP2 #N-1,D0 #SAMPLES,A0	;total samples ;compute average ;clear FP2 ;init loop counter ;init sample pointer
SQRSUM	FMOVE.D FSUB.D FMUL.D FADD.D DBF FDIV.D FSQRT.D	(A0)+,FP3 FP1,FP3 FP3,FP3 FP3,FP2 D0,SQRSUM #N,FP2 FP2	;get sample into FP3 ;subtract sample average ;square result ;total result ;divide by N ;use square root to get standard deviatio
			, abe bquare reet to get brandara abtratt

Note: It is possible to eliminate the second MOVEA instruction by using predecrement addressing during the second loop.

**Example 9.8:** A resistor-capacitor circuit is shown in Figure 9.40 (a). It consists of a resistor, a capacitor, and a DC voltage source, E. At time t equal to 0, the switch is closed and the capacitor begins to charge. The time constant for the circuit, which determines how fast the capacitor charges, is found by the product of R and C (and is 1 ms in this example). Figure 9.40(b) shows a sketch of the charging curve for the capacitor. Notice that  $V_C$  reaches the applied voltage E in five time constants.



(b)

The equation that governs the capacitor's charging rate is also shown in Figure 9.40(b). This is the equation implemented by CHARGE, the 68881 routine listed here, which is used to compute the capacitor's voltage at any time T. The result is returned in FP1.

R	EQU	1000	;resistance value
C	EQU	1E-6	;capacitance value
E	EQU	10	;voltage source value
T	BLOCK	?	;storage for time value
CHARGE	FMOVE.D FMUL.D FMOVE.D FDIV.D FETOX.D FETOX.D FNEG.D FADD.D FMUL.D RTS	#R,FP0 #C,FP0 #T,FP1 FP0,FP1 FP1 FP1 FP1 FP1 #1.0,FP1 #E,FP1	

# 9.9 INTERFACING WITH NON-MOTOROLA PERIPHERALS

A common frustration encountered in the hardware and software fields is the lack of compatibility between equipment produced by different manufacturers. For example, Motorola peripherals are designed to work with Motorola processors. Intel peripherals are designed for use with Intel processors. It is difficult but not impossible to get one manufacturer's devices to work on another's system. In this section we will see how a non-Motorola peripheral, the 8279 programmable keyboard/display interface, can be interfaced to a 68000-based system. Figure 9.41 shows one way this non-Motorola device can be connected. As usual, an address decoder is included to chip-select the device when a specific address is encountered on the address bus. Notice that address line  $A_1$  does not go to the decoder but instead connects to the  $A_0$  input on the 8279. Both address bits for our purposes, and are thus connected together.  $A_0$  is used on the 8279 to select control/data operations within the device.

One common hardware feature of Intel peripherals is the use of separate  $\overline{\text{RD}}$  (read) and  $\overline{\text{WR}}$  (write) signals. Since the 68000 outputs a single signal,  $\overline{\text{RW}}$ , we must artificially create  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . This is accomplished with the two NAND gates. Only one of the NAND gates is allowed to output a zero at any time. Since  $\overline{\text{LDS}}$  is used to control this circuit, we must transfer data bytes to/from the 8279 over the lower half of the data bus.




FIGURE 9.41 Interfacing the 8279 with the 68000

Software interfacing is not a problem, since it only requires the transfer of data between the device and the processor. The 8279 is thus treated like any other memory-mapped device.

Being able to interface non-Motorola devices with the 68000 increases the flexibility of the system during the design stage, since a non-Motorola may be used, if necessary, to perform some desired function. We will see, however, that this possibility is remote, given the wide pool of devices available for 68000 systems. These devices are summarized in the next section.

# 9.10 A SUMMARY OF OTHER 68000-BASED PERIPHERALS

This section summarizes a number of 68000-based peripherals. The intention is to let you know what kinds of devices are available. As you read this section you will see that, through its peripherals, the 68000 is capable of performing many complex functions in many different environments. Ideally, you should obtain a copy of a peripheral handbook and look up the data sheets for each peripheral.

# The 68652 Multiprotocol Communications Controller

This device is used to provide several communication formats. Bit- and byteoriented protocols are available, as is synchronous serial data transmission and reception. The 68652 will also generate and check 16-bit CRC codes.

#### The 68184 Broadband Interface Controller

When used with the 68824 token bus controller, the 68184 implements a broadband IEEE 802.4 token bus node. Bit rates up to 10 million bits per second are available, as are scrambling/descrambling capability and posterror correction.

#### The 68824 Token-Passing Bus Controller

This device implements the media access control portion of the IEEE 802.4 standard and the receiver portion of the IEEE 802.2 logical link control. The 68824 is the interface between the CPU, its memory, and the token bus. This device implements high-speed serial data communication in a local area network.

#### The 68452 Bus Arbitration Module

The 68452 allows up to eight users access to a common system bus in a 68000based system. The 68452 is suitable for use in a multiprocessor environment, controlling each CPU's access to the main system address and data bus.

#### The 68590 LAN Controller for Ethernet

The device implements the required communication protocols for Ethernet LAN data transmission and reception. Ethernet is a widely used communication network that can easily link thousands of users together.

#### The 68465 Floppy Disk Controller

This device is used to interface two single- or double-density floppy disk drives to the 68000. The 68465 performs all hardware functions required by the floppy disk drives. The 68000 must supply the software required to implement a disk operating system.

#### The 68486/68487 Raster Memory System

These two peripherals are used to implement raster scan graphics on a 68000based system. Color graphics, collision detection, and light-pen input are provided. The 68486/68487 use a block of system RAM as a video memory.

## 9.11 SUMMARY

In this chapter we have looked at a number of peripherals in some detail. Each peripheral performs a different, necessary function. Parallel and serial I/O, memory management, DMA, interrupt handling, and floating-point operations were all covered. Any 68000-based system may include any or all of these functions. Each peripheral required some hardware interfacing, consisting of an address decoder. In some cases, other hardware was needed to get the peripheral to communicate with the processor or the external circuitry connected to the peripheral. Examples of software routines, designed to program the devices for specific functions, were included to complete the interface.

An example showing how a non-Motorola peripheral could be connected to the 68000 was also covered. In addition, a brief summary of other peripherals in the 68000 family was given.

## STUDY QUESTIONS


- 1. Modify DMAMOVE so that it uses channel 1 instead of channel 0. All channel 1 registers are offset by 40H.
- 2. What instructions must be included in DMAMOVE to ensure that channel 0 is the highest priority channel?
- 3. What is the GCR code for a 64-cycle burst rate and a bus bandwidth of 25.00 percent?
- 4. Explain the differences between burst DMA and cycle-steal DMA. Is one technique better for transferring large blocks of data?

- 5. The processor can read the channel status register at any time to determine the channel status. Write the required code to detect a complete channel operation.
- 6. How can the 68440 be used to load a 1KB block of RAM from a device, using implicit addressing?
- 7. What is the largest block of data that can be transferred with the 68440 with a single-channel operation? Explain how larger blocks could be transferred.
- 8. What are the possible segment sizes available with the 68451?
- 9. What must the contents of a LAM register be to define a segment size of 256KB?
- 10. How can any number of segments be combined to make a 94KB block with a minimum of wasted space?
- 11. What is the physical address mapped by the following descriptor?

LBA:	A000
LAM:	F000
PBA:	E000

- 12. What is the segment size in Question 11?
- 13. Show the contents of the LBA, LAM, and PBA to allow translation from a logical address of 28E000 to a physical address of C90000 in a 64KB segment.
- 14. Suppose that the SSR of a descriptor has been copied into the lower byte of D3. Write a section of code that will JMP to NOTUSED if the U bit is cleared, and to MODIFIED if the M bit is set. Jump to CONTINUE if neither condition holds.
- 15. What channel A mode register 1 byte is needed to program channel A for 8 data bits, no parity, and FFULL interrupts?
- 16. What channel A mode register 2 byte is needed to program channel A for 1 stop bit and automatic echo mode?
- 17. How can channel A be programmed for 9600 BAUD in the receiver and 600 BAUD in the transmitter?
- 18. What channel A command code is needed to reset the error status?
- 19. Modify the CHARIN subroutine so that the RxRDY status bit is checked by a BTST instruction.
- **20.** Write a subroutine called CHAROUT that will transmit the ASCII character located in the lower byte of D3.
- **21.** Write a routine called ERRORDET that will examine the contents of channel A's status register, and enter exception processing with a TRAP #5 instruction if any error bit is set. The error bits consist of parity, overrun, and framing. If no errors are present, simply return from ERRORDET.
- 22. Explain how two different functions are possible with the multifunction pins on port C of a 68230.
- **23.** Generate a data table of sinewave values that contains 32 bytes. The 32 bytes should be spread evenly through a complete cycle (e.g., evaluate the sine function every 11 degrees).
- 24. What are the port A pin directions for each of the following data direction register byte values: 11111111, 00000000, 11110000, 10101010, and 100000001?
- 25. How might two-key rollover be implemented in the keypad scanner?
- 26. Write the initialization code for the keypad scanner. The 68230 must be configured for port A out and port B in.
- 27. What hardware and software is required to detect a pushed button at any time? Show how the processor can be interrupted by action on the keypad.
- 28. Rewrite KEYBD so that it supports scanning of a 64-key matrix.

- 29. Rewrite TIMERINT so that the display scanning order is 4 ... 3 ... 2 ... 1.
- **30.** Write the initialization code required for TIMERINT. The 68230 must be configured for ports A and B out and vectored interrupts from the timer. Assume that loading the counter with 1400H will generate the proper timing, if the counter is clocked by the output of the prescaler. The TIVR should be loaded with vector number 86H to service TIMERINT.
- 31. Modify TIMERINT to support eight multiplexed displays.
- 32. Write a routine that will flash HELP on the four displays (described in Figure 9.33).
- 33. Explain how the general-purpose I/O lines on the 68901 can function as inputs or outputs. How is the direction programmed?
- **34.** What timer modes must be selected so that timers A, B, and C generate frequencies that differ by a factor of 4 (that is, A equals 100 Hz, B equals 400 Hz, and C equals 1600 Hz)?
- **35.** What is the advantage of interrupting the processor when a character is received by the USART? If the VR contains 1011xxxx, what vector is generated by USART when a character is received?
- **36.** Explain how the 68901 can be used to service interrupt requests from eight different devices.
- **37.** How many parallel I/O lines are available when four 68901s are daisy chained? How many interrupts? How many serial channels?
- 38. How many vectored interrupts are available with five daisy-chained 68153s?
- 39. Which control registers in INTSET have the FLAG bit set?
- **40.** Write a set of instructions that will enable interrupts in control register 2 without affecting any other bits. Assume CR2 is located at address B002.
- **41.** Which control registers in INTSET are set up to allow an external device to supply the vector number?
- 42. Write a 68881 routine to convert degrees into radians. The number of degrees are passed to your routine in DEGREES. Return the number of radians in FP4.
- 43. Write a floating-point routine to compute the volume of a sphere with radius R.
- 44. Write a floating-point routine to convert a polar number (magnitude and phase angle) into a rectangular number (X and Y axis values).
- **45.** Write a floating-point routine to normalize a set of data values. The data set is normalized by dividing each number in the set by the largest number. Assume that the data is sorted in ascending order and begins at POINTS.
- 46. Write a floating-point routine to compute the final velocity of an object that starts out with an initial velocity, V<sub>i</sub>, and accelerates due to gravity, for a period of time T.
- **47.** What changes need to be made to the 8279 interface if data is to be transferred over the upper half of the processor's data bus?
- **48.** What peripherals would you choose to use in a new system that required four levels of interrupts, two serial channels, a timer, and 16 bits of parallel I/O?
- 49. What kind of initialization would be needed in the system of Question 48?
- **50.** In a system employing multiple peripheral devices, is there any design advantage in putting all peripheral I/O addresses close to each other?
- 51. Explain how the circuits of Figures 9.32 and 9.33 are ideal for use in the calculator project.



# CHAPTER

# 10

# Building a Working 68000 System

# Objectives

In this chapter you will learn about

- The main parts of a single-board computer
- The design of custom circuitry for the major sections of the microcomputer system
- How to generate and answer the necessary questions for the design or modification of a single-board computer
- The operation of a software monitor program
- How to modify an existing monitor program by writing additional routines

# **10.1 INTRODUCTION**

This final chapter deals exclusively with the design of a custom 68000-based microcomputer system. The system is an ideal project for students wishing to get some hands-on experience, and is also a very educational way of utilizing all of the concepts we have studied so far.

Ideally, we wish to design a system that is easy to build, has a minimal cost, and yet gives the most for the money. The very least we expect the system to do is execute programs written in 68000 code. It is therefore necessary to have some kind of software monitor that will provide us with the ability to enter 68000 code into memory, execute programs, and even aid in debugging. This chapter then will consist of two parts. The first deals with the design of the minimal system, and the second with the design of a software monitor and the use of its commands.

Pay close attention to the trade-offs that we will be making during the design process. A difficult hardware task can often be performed by cleverly written machine code, and the same goes for the reverse. Do not forget our

main goal: to design a *minimal* 68000-based system suitable for custom programming.

Section 10.2 covers the minimum requirements of the system we will design. Section 10.3 describes the design of the system hardware. Section 10.4 contains the parts list for the system. Section 10.5 gives hints on how the system may be constructed. Section 10.6 shows how a PAL might be used to generate several system signals. Section 10.7 deals with the design of the software monitor program for the system. Section 10.8 explains how additional commands may be added to the monitor program. Finally, Section 10.9 gives examples of some simple programs that can be used to test the hardware and software.

#### **10.2 MINIMAL SYSTEM REQUIREMENTS**

The requirements of our minimal system are the same as those of any computer system, and consist of four main sections: timing, CPU, memory, and input/output. Since we are the designers, building this system for our personal use, it is up to us to answer the following questions:

- 1. How fast should the CPU clock speed be?
- 2. How much EPROM memory is needed?
- 3. How much RAM memory is needed?
- 4. Should we use static or dynamic RAMs?
- 5. What kind of I/O should be used-parallel, serial, or both?
- 6. Do we want interrupt capability?
- 7. Will future expansion (of memory, I/O, and so on) be required?
- 8. What kind of software is required?

It should be clear that we have a big task ahead of us. During the design, all of these questions will be answered and the reasons for choosing one answer over another explained. Make sure you understand each step before proceeding to the next one. In this fashion, you should be able to design your *own* computer system, from scratch, and without any outside help.

#### 10.3 DESIGNING THE HARDWARE

In this section, the four main functional sections of the system will be designed. In each case, there will be questions to answer regarding specific choices that must be made. You may want to make a list of all important questions as you go.

#### The Timing Section

The timing section has the main responsibility of providing the CPU with a nice, stable clock. Any type of digital oscillator will work. It is then necessary to decide on an operating frequency for the oscillator. Many times this frequency is the operating frequency of the CPU being used. Microprocessors are commonly available in different clock speeds, two examples being the 8- and 12-MHz versions of the 68000.

One important factor limiting the clock speed is the speed of the memories being used in the system. A 12-MHz CPU might require RAMs or EPROMs with access times less than 100 ns! In our design, we will use a 4-MHz clock. This is fast enough to provide very quick execution of programs, while at the same time allowing for the use of less expensive RAMs with longer access times (250 ns).

The circuit of Figure 10.1 shows a 4-MHz oscillator package driving two inverters. This is done so that any loading from external sources will not affect its operation. One of the outputs, CPU-CLK, is the master CPU clock signal. Since many other circuits in our system might also require the use of this master clock, we make the CLK signal available, too. The CPU therefore gets its own clock signal. It is desirable to separate the clocks in this fashion, to aid in any digital troubleshooting that may need to be done. By making multiple clocks available, it is easier to trace the cause of a missing clock, should that problem occur.

In addition to the clock, we will need a circuit to provide the CPU with a reset pulse upon the application of power. It is very important to properly reset the CPU at power-up, to ensure that it begins executing its main program correctly. There are two requirements that must be met to correctly reset the 68000 upon power-on. One is to pull both the HALT and RESET pins on the CPU low at the same time. The second is to keep them low for at least 100 ms. The circuit of Figure 10.2 satisfies both of these needs. Figure 10.2 shows a 555 timer connected as a monostable multivibrator. The R-C combination on pins 6 and 7 sets the output pulse width to at least 100 ms. The instant power is applied, pin 3 of the 555 timer will go high. This causes the output of the inverter to go low, which causes the outputs of the open-collector buffers con-




FIGURE 10.1 4-MHz system timing clock




FIGURE 10.2 Power-on reset circuitry

nected to HALT and RESET to also go low. These open-collector gates are needed here, because HALT and RESET are *bidirectional* signal pins.


The instant the 68000 recognizes the reset request, it will force the  $\overrightarrow{\text{RESET}}$  pin low, which causes the  $\overrightarrow{\text{RESET}}$  pin to act like an output! If a regular TTL gate is used instead of an open-collector gate, fireworks may result when this happens.

When the 555 times out, pin 3 will go low. This will cause the inverter to send a logic 1 to the open-collector buffers, which (via their 4.7 K ohm pull-up resistors) will pull both HALT and RESET high, ending the reset request. Since we may want to reset the processor at a random point in time (maybe during the execution of a runaway program), we can get the 555 timer to repeat this process by momentarily grounding pin 2. The normally open push-button connected to pin 2 will accomplish this for us, and provide a *panic button* for those hard-to-fix programs.

If we want a visual indication that the processor has entered the HALT state, we can also add the circuitry of Figure 10.3. A buffer is used here to drive a light-emitting diode. A zero on the HALT line will cause the LED to glow. The LED will also light when we reset the processor, since HALT is pulled low by the open-collector gate. If the HALT LED always stays lit, no matter what we do, we have an indication that something is wrong with the system hardware.

The buffer is used to <u>provide</u> forward-bias current for the LED. Directly connecting the LED to the  $\overline{HALT}$  pin may draw too much current and possibly result in erratic operation of the CPU. We must remember to always protect the CPU from this kind of problem by buffering the signal lines whenever possible.

FIGURE 10.3 HALT indicator



#### The CPU Section

Now that we have a working timing section, we must design the CPU portion of our system. It is during the design of this section that we answer our question about interrupts, and pose a few more important questions. For instance, do we need to buffer the address and data lines? Do we want to give bus-grant capability to an external device? How will the CPU respond to a bus error? Take a good look at Figure 10.4 before continuing with the reading.

The figure details the connections we must make to the CPU for it to function in our minimal system. On the right side of the CPU we see the data and address lines. These signal lines are used in both the memory and I/O sections. Since we are working with a minimal system, there is no need to buffer them with high-current drivers, which are required for large memory systems. Our memory section will contain four EPROMs and RAMs, and the 68000 will have no difficulty driving the handful of loads these devices will present.

The top left side of the CPU shows the  $\overline{BR}$  and  $\overline{BGACK}$  signals pulled up to 5 volts. The logic 1s on these inputs will disable the CPU from ever granting its buses to another system master. Again we choose this condition for simplicity. If it were important to provide bus-grant capability, so that an external peripheral can perform DMA, extra logic would be needed here to provide the correct signals to  $\overline{BR}$  and  $\overline{BGACK}$ .

The three interrupt lines  $(\overline{IPL_0} \text{ through } \overline{IPL_2})$  are also pulled high to prevent an external interrupt request. For systems that may need only one interrupt, the three inputs may be tied together to form a single interrupt input ( $\overline{INT}$ ). If this input line is left floating, all three  $\overline{IPL}$  lines will be high. The 68000 recognizes this state as a level-0 priority and thus takes no action. But pulling the  $\overline{INT}$  line to ground makes all the  $\overline{IPL}$  inputs zero, which creates a level-7 request. We must remember to provide the necessary software to handle a level-7 interrupt when we write the monitor program.




FIGURE 10.4 CPU section circuitry

312

The last bit of circuitry in our CPU section is a counting circuit that helps to detect errors on the 68000's address bus. Remember, the BERR input informs the 68000 that a problem exists with the current bus cycle. Maybe a problem has occurred in the memory section and the DTACK signal has not been properly generated. For whatever the reason, once the bus error has been detected, we inform the CPU of the error by pulling BERR low. The circuitry connected to the BERR input is designed to do this. Here is how it works: The 68000 begins a bus cycle with  $\overline{AS}$  high. This causes the clear input on the 74LS393 binary counter to be high, which forces its four outputs low. The BERR input of the 68000 will then be high, via the inverter and the 74LS393's C output. When AS goes low, to indicate a stable memory address, the 74LS393 will be allowed to count at a rate determined by the E clock of the 68000. If the 74LS393 is allowed to reach the binary count 0100, the C output will go high. This causes BERR to go low and a bus error to be recognized by the CPU. During normal bus operation, the  $\overline{AS}$  signal will remain low only for short periods of time, and the 74LS393 will be cleared before reaching the 0100 state. Circuits like these are commonly called watchdog monitors, and are usually utilized to reset the processor when things begin to go wrong.

You may have noticed that we are not using the function code outputs  $(FC_0, FC_1, and FC_2)$ . Since they are primarily used to indicate user/supervisor states, we have no need for them in our minimal system. Even the interrupt acknowledge function code is not needed, since we have no elaborate interrupt generating circuitry. Thus we have designed the simplest CPU section for our needs, and may now move on to the design of our memory section.

#### The Memory Section

There are a number of questions that must be answered before we get involved in the design of our memory section. For instance, how much EPROM memory is needed? How much RAM? Should we use static or dynamic RAM? Should we use full- or partial-address decoding? Will we allow DMA operations?

The answer to each one of these questions will help to specify the required hardware for the memory section. If we first consider what *applications* we will be using our computer for, the previous questions will almost answer themselves. Our application at this time is educational. We desire a 68000-based system that will run short machine language programs. Keeping this point in mind, we will now proceed to come up with answers to our design questions.

A programmer, through experience, can estimate the required amount of machine code needed to perform a desired task. The software monitor that we will need to control our system will have to be placed in the EPROMs of our memory section. Two standard 2716 EPROMs will provide us with 2048 words of programmable memory. This is more than enough EPROM to implement our software monitor. We will still have space left over in the EPROMs in case we want to add more functions to the monitor in the future.


The amount of RAM required also depends on our application. Since we will be using our system only to test short, educational programs, we can get by with a few hundred words or so. Since dynamic RAMs are generally used in very large memory systems (64K, 256K, and more), we will not use them because most of the memory would go to waste. Other reasons exist for not choosing dynamic RAMs at this time. They require complex timing and refresh logic, and will also need to be wired very carefully to prevent messy noise problems from occurring. Even if we use a DRAM controller, we will need some external logic to support the controller, which itself could be a very costly item.


For these reasons, we decide to use static RAM. Even though a few hundred words will cover our needs, we will use two 6116 static RAMs, thus making our RAM memory 2048 words long also. The 6116s are low-power static RAMs, with pinouts almost exactly identical to the 2716s we are using for our EPROM memory. So, by adding only four more integrated circuits (plus a few for control), our memory needs are taken care of.

Figure 10.5(a) shows how we use a 2- to 4-line decoder to perform partialaddress decoding for us. Since we are not concerned with future expansion on a large scale, partial-address decoding becomes the cheapest way to generate our addressing signals. Address lines  $A_{15}$  and  $A_{16}$  are used because they map the 68000's memory into convenient ranges. With both  $A_{15}$  and  $A_{16}$  low, the 74LS139 decoder will output a 0 on the PROM line; thus PROM will be low whenever the 68000 addresses memory in the 00000 to 07FFF range. If A<sub>15</sub> is high while A<sub>16</sub> is low, the RAM signal will go low. This corresponds to an address range from 08000 to 0FFFF. The SERIAL signal is low whenever the 68000 addresses memory from 10000 to 17FFF, and this signal is used in the serial section. That leaves the fourth output of the 74LS139 free for use in the future. If we need to put more EPROM, RAM, or memory-based I/O into our system, we will be able to stick it into the 18000 to 1FFFF address range. Note in Figure 10.5(a) that the enable input of the 74LS139 (G) is connected to AS. This ensures that the 74LS139 will work only during valid bus cycles (when AS is low). If we were allowing DMA operations we might not want the 74LS139 to operate the same way. The G input gives us a way to disable the 74LS139 during a DMA operation, so that the DMA hardware will have full control of the memory section.

Figure 10.5(b) shows how we generate the required memory read and write signals. We need separate read and write signals for both lower and upper addresses, to allow for byte operations in memory. By using only four OR gates and an inverter, we are able to generate these signals rather easily.

Figure 10.6 details the design of the DTACK circuitry we will need for our memory section. We must generate a short time delay before issuing DTACK, to allow for the internal access time of the memories. The 2-bit shift register formed by the D flip-flops will produce 500 ns of dealy before issuing DTACK, if either PROM or RAM goes low. Normally these signals are both high. If either of them goes low (as one will during a valid memory reference), the output of the AND gate will go low, and a zero will get clocked through the shift register. Note that the AS signal is used to disable the DTACK circuitry whenever it is high.





(b)

FIGURE 10.5 Memory section circuitry: (a) partial address decoder and (b) read write signal generators

And now only the actual EPROM and RAM chips need to be connected. Figure 10.7 shows how we use the four memories to finish our memory section. Notice that the EPROMs and RAMs are separately labeled *upper* and *lower*. The lower memories have their data bus pins connected to  $D_0$  through  $D_7$ , and the upper memories have their pins connected to  $D_8$  through  $D_{15}$ . To perform a byte read from memory, only one of the four memories will be fully enabled by the signals present on LORD, UPRD, PROM, and RAM. Address bits  $A_1$ through  $A_{11}$  are used to point to 1 of 2048 locations within the memories. The




FIGURE 10.6 DTACK signal generator

LOWR and UPWR signals are only connected to the RAMs because we cannot write into the EPROMs once they are programmed.

Before we continue, let us examine how the whole memory system works. For instance, what happens when the 68000 tries to read a word of data from location 81F4? The decoder (in Figure 10.5a) will pull the RAM signal low, due to A<sub>15</sub> being high and A<sub>16</sub> being low in the address 81F4. This low on RAM will chip-enable both 6116s, and also start the DTACK signal generator working. Since LDS and UDS will be low, both LORD and UPRD will go low to enable the output circuitry of the 6116s. This will place 16 bits of data from RAM location 1F4 onto the data bus. When the memory cycle finishes and  $\overline{AS}$  goes high again, the outputs of the D flip-flops will be forced high, and DTACK will revert to its inactive, high state.


Since the address and data lines in our memory section are connected only to four chips, we need not buffer the address or data lines from the CPU, since the 68000 is capable of driving this many loads by itself.


#### **The Serial Section**

The serial section of our computer will contain all hardware required to communicate with the outside world (via a EIA-compatible data terminal). The only question that must be answered concerns the BAUD rate we will be transmitting and receiving at. A very acceptable speed is 2400 BAUD. Speeds higher than this will be too fast to read on the screen, and slower speeds will take too long to read.

The circuit that will take care of transmitting and receiving the serial data is the 6850 ACIA chip. We only have to supply external logic to enable the chip and generate its required BAUD rate clocks. The SERIAL output of our memory address decoder (see Figure 10.5a) must be connected to the processor's  $\overline{VPA}$  input. Asserting  $\overline{VPA}$  indicates to the 68000 that it is addressing a slow Motorola peripheral and must therefore synchronize its bus cycle with that of the slower E clock.

Figure 10.8 shows how the BAUD rate clocks are generated. We will use software to select an X16 clock *inside* the ACIA. This means we must supply








FIGURE 10.8 Serial section timing circuitry

 $2400 \times 16$ , or 38.4 kHz to the ACIA to get our desired speed of 2400 BAUD. The crystal oscillator uses a special BAUD rate crystal (2.4576 MHz), whose frequency is an even multiple of all usable BAUD rates. The two D flip-flops and the other half of the 74LS393 binary counter are used to divide the 2.4576 MHz frequency by 64, which results in the 38.4 kHz that we need for the ACIA. The separate oscillator is needed, since we have no way of evenly dividing the master system clock (4 MHz) down to usable BAUD rates.

In Figure 10.9 we see the remainder of the circuitry that makes up the serial section. Here we can see that the upper 8 bits of the data bus carry information to and from the ACIA. Address bit  $A_1$  is used to select the internal registers of the ACIA (status/control and data). The ACIA's timing is synchronized with the E clock from the 68000, which is one-tenth the speed of the master CPU clock. The ACIA is chip-enabled when  $\overrightarrow{CS}_2$  is low and  $\overrightarrow{CS}_0$  and  $\overrightarrow{CS}_1$  are high.  $\overrightarrow{UDS}$  is used to provide the logic 0 on  $\overrightarrow{CS}_2$ , since we are already using the upper data bus bits for data transfer. The 68000's  $\overrightarrow{VMA}$  output is used to complete the enabling of the ACIA. Remember that  $\overrightarrow{VMA}$  will go low after the CPU receives a low on  $\overrightarrow{VPA}$  (which has already been generated by the circuit of Figure 10.5a).

For simplicity the CTS and DCD pins on the ACIA are grounded. If handshaking is required, these pins may be wired accordingly, depending on the I/O device used. Both TxC and RxC (the transmitter and receiver clocks) are tied together and driven by the same BAUD rate clock. That leaves just the serial in and out pins. Here we use a MAX232 chip to convert the TTL serial informa-




FIGURE 10.9 Serial transmitter/receiver circuitry

tion into RS232C levels that swing plus and minus 10 volts. The MAX232 has an internal oscillator circuit that generates these voltages from a single 5-volt source. This lets us eliminate the need for a negative power supply, whose only job would be to drive the RS232C outputs.

If more than one serial channel is needed, a second one may be added very easily by duplicating the circuitry of Figure 10.9, and making some small wiring changes. Connect the lower data bus bits to the ACIA's data lines, and use LDS to enable the ACIA. This second serial channel could be used to down-line machine code into the system's RAM.

#### 10.4 THE MINIMAL SYSTEM'S PARTS LIST

Now that we have finished designing the minimal system, we can look back on all of the figures and decide how many ICs we will need to build it. It might not have been clear to you at the time why we used halves of the 74LS393 binary counter, one in the BERR circuit and the other in the BAUD rate circuit. We could have used two 74LS93 binary counters instead, but the 74LS393 lets us do both jobs with one IC, not two! The whole idea behind the design was to build a working system with a minimum of parts. The following list summarizes all ICs that are needed. Pull-up resistors, discrete components, and sockets are not included. one 68000 CPU two 2716 EPROMS two 6116 2K by 8 RAMs one 6850 ACIA one 555 timer two 74LS04 hex inverters one 74LS07 open-collector buffer one 74LS393 dual binary counter one 74LS32 quad two-input OR gate one 74LS08 quad two-input AND gate one 74LS139 dual 2- to 4-line decoder two 74LS74 dual D flip-flops one MAX232CPE TTL to RS232 converter one 4-MHz digital oscillator

#### **10.5 CONSTRUCTION TIPS**

The easiest way to build the minimal system is to wire-wrap it. A printed circuitboard may be used, but would be very complex and most likely double sided!

The minimal system will work the first time power is applied, if the following points are kept in mind:

- 1. Keep all wires as short as possible. Long wires pick up noise.
- **2.** Connect  $0.1-\mu F$  bypass capacitors across +5 volts and GND on all ICs.
- 3. Trim all excess component leads to avoid short circuits.
- 4. Connect power and ground to all ICs before wiring anything else.
- 5. Pull all unused TTL inputs to +5 volts with 4.7 K ohm resistors.
- 6. Mark off connections on a copy of the schematic, as they are made.
- 7. Make sure no ICs are plugged in backward before applying power.
- 8. Use an ohmmeter to check each connection as it is made.
- **9.** Plug in only the clock ICs first. If the clock does not work, neither will the rest of the system.
- **10.** Check that each IC has proper power before beginning any major troubleshooting.


Experience, of course, is the best teacher, but these hints should be enough to get you started. There is nothing like the feeling of building a circuit that works the first time! If it fails to operate properly, do not get discouraged. With your knowledge of TTL, you should be able to track the source of the problem down in no time. You might be surprised that most problems will be due to wrong wiring. Always check your wiring very carefully!

# 10.6 USING PROGRAMMABLE LOGIC IN THE MINIMAL SYSTEM

Although the parts requirements for the minimal system are few, it is possible to further reduce the number of components needed, by adding programmable logic arrays (PLAs, PALs). These devices usually consist of any number of internal gates, such as AND, OR, exclusive OR, and flip-flops, whose inputs are connected by blowing selected fuses in an internal grid. The designer must write Boolean expressions that define the operation of all of the PAL outputs. The expressions are evaluated by software in a device called a PAL programmer (similar to an EPROM burner), which decides exactly how the internal PAL connections should be made.

It is not uncommon that a single PAL can be programmed to replace the logic operation of five TTL ICs! The following examples shows how two PALs may be used to generate some of the required memory section signals, thus replacing the circuitry of Figures 10.5, 10.6, and 10.8(a).

Figure 10.10 shows the connections to a 10L8 PAL, a device that contains 10 inputs and 8 programmed outputs. The inputs to the PAL are on pins 1 through 9 and 11. The four NC inputs are no-connects, inputs that are not needed for this application. The 8 programmed outputs are on pins 12 through 19. The PAL program listed in Figure 10.11 defines the input/output signal names and the required equations needed to implement the desired functions. The use of this single PAL eliminates the need for two ICs, the 74LS32 quad OR gate, and the 74LS139 decoder. Even though we have only reduced our chip count by one so far, we have gained a tremendous advantage in the area of




PAL10L8 PAL DESIGN SPECIFICATION 68K.MEM JAMES L. ANTONAKOS 68000 MEMORY CONTROLLER BROOME COMMUNITY COLLEGE A15 A16 /AS RW /UDS /LDS NC NC NC GND NC /LOWR /UPWR /LORD /UPRD /RES /SER /RAM /PROM VCC IF (VCC) PROM = /A16 \* /A15 \* AS : PROM --- 000000 - 007FFF IF (VCC) RAM = /A16 \* A15 \* AS; RAM ---- 008000 - 00FFFF IF (VCC) SER = A16 \* /A15 \* AS :SERIAL - 010000 - 017FFF IF (VCC) RES = A16 \* A15 \* AS :RESVD -- 018000 - 01FFFF IF (VCC) LOWR = /RW \* LDS :LOWER WRITE IF (VCC) UPWR = /RW \* UDS UPPER WRITE IF (VCC) LORD = RW \* LDS: LOWER READ IF (VCC) UPRD = RW \* UDS: UPPER READ FUNCTION TABLE /AS A16 A15 RW /UDS /LDS /PROM /RAM /SER /RES /LOWR /UPWR /LORD /UPRD :/AS A16 A15 RW /UDS /LDS /PROM /RAM /SER /RES /LOWR /UPWR /LORD /UPRD Х Х Х Н Х Х Н Н Н Н Х Х Х Х L L L Х Х Х L Н Н н Х Х Х Х L L L Х Х Х L Н н Х Х Х H Х L Н L Х Х Х Н Н L Н Х Х Х Х L Н Н Х Х Х Н Н Н L Х Х Х х Х Х Х L Х Х Х Х L L L Н Н Х Х Х L Х х х Х L Η Н L н Н Х Х Х Х х Х L Н L Х L н н Н Х Х Х Н L L Х Х Х Х н Н L L Х Х Х Н Ι. Х Х Х Х Н L Н Н Н Х Х Х Н Н L Х Х х Х н Н Η

FIGURE 10.11 PAL program for 68000 memory control

flexibility. Changing the addresses of all main sections (EPROM, RAM, SE-RIAL) is now as easy as reprogramming and replacing this one PAL!

Figure 10.12 shows the connections to a 16R4 PAL that contains four internal flip-flops, along with associated gates. This PAL is programmed to replace the logic gates that generate the DTACK and VPA signals. Inputs to the PAL are on pins 1 through 9. Pin 11 controls the four flip-flop outputs (pins 14 through 17). A low on pin 11 will enable all four outputs, and a 1 will tristate them. The remaining pins (12, 13, 18, and 19) may be either inputs or outputs, depending on how they are defined in the PAL program. Figure 10.13 shows the PAL program needed to program the 16R4. The use of this PAL replaces three more ICs: two 74LS74 D flip-flops, and the 74LS08 quad AND gate. Since the 16R4 still has some input and output lines left over, the PAL program could be modified to eliminate other gates as well. Replacing the inverter that enables the 6850 via the VMA signal is as easy as including another Boolean expression in the PAL program for the 16R4.



The use of these two PALs completely eliminates the need for many other ICs, and also provides us with the means to alter the system hardware in the future with a minimum of work.

PAL16R4 PAL DESIGN SPECIFICATION 68K.TMG JAMES L. ANTONAKOS 68000 TIMING CONTROLLER BROOME COMMUNITY COLLEGE CLK /AS /PROM /RAM /SER NC NC NC NC GND /OE NC NC NC NC /D2 /D1 /VPA /DTACK VCC D1 := /PROM \* /RAM + /AS D2 := D1 + /ASIF (VCC) DTACK = /D2 \* AS

: TWO FLIP-FLOP DTACK DELAY : /AS USED AS PRESET

IF (VCC) VPA = SER \* AS

for 16R4 timing controller

FUNCTION TABLE CLK /OE /AS /PROM /RAM /SER /DTACK /VPA

; CLK /OE /AS /PROM /RAM /SER /DTACK /VPA

C C C C C C C	H L L L	X H H L	X H L L	X H H H	X H H H	X H H L	X H H H
C C C	L L L L	H L H L	H H H	L H H	H H L L	H L H H	H H L

PAL program for 68000 timing control FIGURE 10.13

## 10.7 WRITING THE SOFTWARE MONITOR

Now that we have the system hardware designed, we must tackle the job of writing the system software. Since our goal is to use the system for the testing of custom 68000 programs, the monitor must be capable of performing every step that is needed for us to get the new program into memory, edit it if needed, display it in hexadecimal format, and also execute it. This will require the creation of three monitor commands: PATCH (place hexadecimal data into memory), DUMP (display memory contents in hexadecimal), and EXEC (execute a program). Two more commands, while not completely necessary, might come in handy. They are MOVE (move data in memory) and HELP. The MOVE command is very useful if large blocks of memory need to be cleared, or filled with the same value. The HELP command is included to provide a quick reference on command syntax.

To implement the required monitor commands, we have to write machine language subroutines that PATCH, DUMP, EXECUTE, MOVE, and HELP. In addition to these routines, we will need a host of smaller ones to do some necessary chores for us, like sending data to the terminal, reading the keyboard, and doing simple conversions from hex to ASCII. These routines will be referred to as *auxiliary* subroutines, and are summarized in Table 10.1. We will study the operation of each main routine (DUMP, EXECUTE, and so on) and

Name	Function
INIT_ACIA	Initialize 6850 ACIA device
INSTAT	Check keyboard status for character received
CHAR_IN	Read ASCII character from keyboard
CHAR_OUT	Send ASCII character to display
CRLF	Send ASCII CR, LF to display
BLANK	Send ASCII space to display
PRINT_MSG	Send ASCII text string to display
SIGN_ON	Send monitor start-up message to display
PRINT_BYTE	Output hex pair to display
PRINT_WORD	Output two hex pairs to display
PRINT_LONG	Output four hex pairs to display
VALDIG	Check input data for correct hexadecimal range
ERROR	Send error message to display and restart monitor
TO_HEX	Convert ASCII character into 4-bit hex
GET_BYTE	Read a hex pair from keyboard
GET_ADDR	Read an address from the keyboard
PANIC	Check keyboard for control C
FREEZE	Check keyboard for control S
	INIT_ACIA INSTAT CHAR_IN CHAR_OUT CRLF BLANK PRINT_MSG SIGN_ON PRINT_BYTE PRINT_WORD PRINT_LONG VALDIG ERROR TO_HEX GET_BYTE GET_ADDR PANIC

#### TABLE 10.1 Auxiliary routines

all auxiliary routines, and then see how they are combined to become the software monitor.

Keep in mind that the monitor has been written using simple instructions and addressing modes. It is entirely possible that many of the routines presented can be simplified. You are encouraged to do so, after seeing all the routines first.

### The Auxiliary Subroutines

The auxiliary subroutines are used by many of the monitor command subroutines. For example, all of the command subroutines must call the GET\_ADDR subroutine to get their respective starting memory addresses. On the other hand, only DUMP uses the FREEZE subroutine. The use of auxiliary subroutines greatly simplifies the overal<sup>1</sup> task of writing the monitor.

**INIT\_ACIA** This routine is used to initialize the 6850. Upon power-up, the ACIA may be in some random state, with selected options (internal clock divide, number of bits/character, parity) possibly very different from the options we desire. For this reason, we give the ACIA a master reset command, followed by a control byte that indicates the options we need for proper operation (X16 clock, 8 data bits, no parity). The following code is used to initialize the ACIA.

INIT_ACIA	MOVEA.L	#10000H,A0	;point to ACIA control register
	MOVE.B	#3,(AO)	;ACIA master reset
	MOVE.B	#15H, (AO)	;select options
	RTS		

**INSTAT** This routine is used to check the status of the keyboard. It is often necessary to check the ACIA receiver status, to determine if a character is waiting (or has been received). It is not important at this time to actually read the character. The input status is checked by the following code. If a character is waiting in the receiver, the zero flag will be cleared.

INSTAT		#10000H,A0 (A0),D0	;point to ACIA status register ;get ACIA status
	ANDI.B RTS	#1,D0	;test RRDY bit

**CHAR\_IN** This routine is used to read a character from the keyboard. INSTAT is called to see if a character is waiting, and the character is read if one has been received. If the receiver is empty, the routine waits for a character to arrive, by continually calling INSTAT. The received character is in the lower byte of register D1 upon return.

CHAR_IN	BSR	INSTAT	;check receiver status
	BEQ	CHAR_IN	;loop if no character waiting
	MOVEA.L	#10002H,A0	; point to ACIA data register
	MOVE.B	(AO),D1	;get the ASCII character
	ANDI.B	#7FH,D1	strip off MSB
	RTS		

**CHAR\_OUT** This routine is used to send an ASCII character to the display. The ACIA status register is checked to see if the transmitter is empty. If so, the ASCII character is transmitted. If the transmitter is already busy transmitting, the routine will wait until it is empty, and then send the new character. The ASCII character to transmit must be in the lower byte of register D1 before calling CHAR\_OUT.

CHAR_OUT	MOVEA.L	#10000H,A0	;point to ACIA status register
CHAR_OUT2	MOVE.B	(AO),DO	;read the ACIA status
	ANDI.B	#2,D0	;check the TRDY bit
	BEQ	CHAR_OUT2	;loop if not ready
	MOVEA.L	#10002H,A0	;point to ACIA data register
	MOVE.B	D1,(A0)	;send the character
	RTS		

**CRLF** This routine is used to send carriage return and linefeed characters to the display.

CRLF	MOVE.B BSR	#ODH,D1 CHAR_OUT	; send	ASCII	CR
	MOVE.B BSR	#0AH,D1 CHAR_OUT	;send	ASCII	LF
	RTS	CHAR_001			

**BLANK** This routine is used to output an ASCII space character. The space is used to separate hex characters as they are DUMPed.

BLANK	MOVE.B	#20H,D1	;send ASCII SP
	BSR	CHAR_OUT	
	RTS		

**PRINT\_MSG** This routine is used to send a message to the display. The ASCII message characters are read from memory, and sent to the display, until a 0 is encountered. Upon entry, register A3 must point to the first message character in memory.

PRINT_MSG	MOVE.B CMP.B BEQ	(A3),D1 #0,D1 PRINT_MSG2	;get a character ;end of message?
PRINT MSG2	BSR ADDQ.L BRA BTS	CHAR_OUT #1,A3 PRINT_MSG	;send character to display ;point to next character

**SIGN\_ON** This routine is used to greet the user when power is first applied to the system (or after a RESET has occurred). It is a nice way of seeing that the system is up and running.

#HELLO, A3	;get starting message address
PRINT_MSG	;send the message
ODH, OAH	;newline
'68000 Monitor, Version 5	5.0, C1989 JLACD'
ODH.OAH.O	:newline and end characters
	PRINT_MSG ODH,OAH '68000 Monitor, Version !

It is very important that an even number of bytes are used in the HELLO message. An odd number of bytes will cause an assembly error resulting from the odd memory address generated by the odd length of the message data.

**PRINT\_BYTE** This routine is used to convert a byte of binary data into two ASCII characters that represent the hexadecimal value contained in the byte. Suppose the byte's value is 3F. PRINT\_BYTE will send the two ASCII characters '3' (30H) and 'F' (46H) to the display. PRINT\_BYTE contains a subroutine that converts the lower 4 bits of register D1 into the correct ASCII code that represents the hex value of the 4 bits. To get the upper 4 bits of the lower byte in D1, a rotate command is used. The data to be converted must be in register D2 before calling.

PRINT_BYTE	MOVE.L ROL.B BSR	D2,D1 #4,D1 T0_ASCII	;init conversion register ;look at upper nibble first ;print ASCII equivalent
	MOVE.L	D2,D1	;repeat for lower nibble
TO_ASCII	ANDI.B	#0FH,D1	strip off upper nibble;
	ADDI.B	#30H,D1	;add ASCII bias
	CMPI.B	#3AH,D1	;test for alpha conversion
	BMI	NO_ADD	
	ADDI.B	#7,Dl	;correct to 41H-47H (A-F)
NO_ADD	BSR RTS	CHAR_OUT	;send character

**PRINT\_WORD** This routine is used to print four ASCII characters that represent the binary data in the lower 16 bits of register D2. An 8-bit rotate is used so that the upper 8 bits get converted first.

PRINT_WORD	ROL.W	#8,D2	;get upper 8 bits
	BSR	PRINT_BYTE	;output first 2 characters
	ROL.W	#8,D2	;now do the lower 8 bits
	BSR	PRINT_BYTE	
	RTS		

**PRINT\_LONG** This routine is used to output 8 ASCII characters representing the entire 32-bit contents of register D2. The SWAP command is used to exchange the upper and lower 16-bit halves of D2, so that the upper word gets converted first.

PRINT_LONG	SWAP BSR SWAP BSR RTS	D2 PRINT_WORD D2 PRINT_WORD	;get upper 16 bits ;do 4-character conversion ;and repeat for lower word
------------	-----------------------------------	--------------------------------------	--

**VALDIG** This routine is used to check the ASCII value in register D1 for the correct hexadecimal range of values 30H-39H or 41H-47H. Any value not in this range is interpreted as an incorrect hex value, and VALDIG jumps to the ERROR routine to indicate this. Otherwise, good values cause a return to the caller.

VALDIG	CMPI.B BPL	#'G',D1 ERROR	;greater than F?
	CMPI.B BMI	#'0',D1 ERROR	;less than 0?
	CMPI.B BPL	#'9'+1,D1 NEXT_TST	;is it now A-F?
	RTS		;range is 0-9
NEXT_TST	CMPI.B BMI	#'A',Dl ERROR	;less than A?
	RTS		;range is A-F

**ERROR** This routine is used to print an error message that indicates the user has entered an incorrect command, or used an incorrect character when entering a hexadecimal value. A jump to the beginning of the monitor is performed after ERROR prints the error message. A jump is used to avoid having to clean up the stack, which may have temporary values saved on it.

ERROR	MOVEA.L	#WHAT, A3	;get message pointer
	BSR	PRINT_MSG	
	BRA	GETCMD	;restart monitor program
WHAT	BYTE	ODH, OAH	;newline
	ASCII	'What?'	
	BYTE	ODH, OAH, O	;newline and end characters

Once again you will notice that an even number of bytes (10) were used in the error message (including the CR, LF, and 00). This ensures that the assembler's next instruction address is even.

**TO\_HEX** This routine is used to convert the ASCII value in register D1 into a 4-bit hex value. For example, if the lower byte of D1 contains 37H (an ASCII 7), D1 will be converted into 07H. If D1 contains 43H (an ASCII C), it will be converted into 0CH.

TO_HEX	SUBI.B	#30H,D1	;remove ASCII bias
	CMPI.B	#0AH,D1	;0—9?
FIN_CONV	BMI SUBI.B RTS	FIN_CONV #7,D1	remove alpha bias:

**GET\_BYTE** This routine is used to get a byte of hexadecimal data from the user. Incoming characters are stripped of their ASCII bias and placed in a temporary register. The final 8-bit value is returned in the lower 8 bits of register D1. Any illegal characters cause immediate restarting of the monitor.

If a carriage return or space character is entered in place of the first digit, the routine exits with an ASCII<sup>(\*)</sup> in the lower byte of D2. This character is used to indicate that no data has been entered by the user. If two valid hex characters are entered, D2 will contain an ASCII 0.

GET_BYTE	BSR	CHAR_IN	;get first digit
	BSR	CHAR_OUT	;echo it
	CMPI.B	#ODH,Dl	;test for CR
	BEQ	NO_CHAN	
	CMPI.B	#20H,D1	;test for SP
	BEQ	NO_CHAN	

	BSR	VALDIG	<pre>;check for valid digit</pre>
	BSR	TO_HEX	;convert into hex
	ROL.B	#4,D1	;move first digit
	MOVE.L	D1,D2	;save first digit
	BSR	CHAR_IN	;get second digit
	BSR	CHAR_OUT	;cho it
	BSR	VALDIG	;check for valid digit
	ADD.B	TO_HEX	;convert into hex
	MOVE.B	D2,D1	;form final result
	RTS	#'0',D2	;change entered
NO_CHAN	MOVE.B RTS	#'*',D2	;no change character

**GET\_ADDR** This routine is used to get an address from the user. Up to eight hexadecimal values may be specified. The right-justified value is returned in register D2. If an ASCII carriage return or space is received, the routine will return with the zero flag set. All other illegal characters will cause the monitor to restart.

GET_ADDR	CLR.L	Dl	;init temp register
	CLR.L	D2	;init result register
NEXT_CHAR	BSR	CHAR_IN	;get a character
	BSR	CHAR_OUT	;echo it
	CMPI.B	#ODH,D1	;exit if CR
	BEQ	EXIT_ADR	
	CMPI.B	#20H,D1	;exit if SP
	BEQ	EXIT_ADR	
	BSR	VALDIG	;test for valid digit
	BSR	TO_HEX	;convert digit into hex
	ROL.L	#4,D2	;prepare D2 for new digit
	ANDI.B	#OFOH,D2	
	ADD . B	D1,D2	;insert new digit
	BRA	NEXT_CHAR	;and continue
EXIT_ADR	RTS		

**PANIC** This routine is used to check for incoming keyboard data. If no character has been received, or if the character received is not a control C, the routine will simply return to the caller. If the character is a control C, the monitor will restart.

PANIC	BSR	INSTAT	;check for key
	BEQ	EXIT_BRK	;return if none hit
TEST_KEY	BSR	CHAR_IN	;get key
TEST_KEY2	CMPI.B	#3,D1	;control C?
	BEQ	GETCMD	; if yes, restart monitor
EXIT_BRK	RTS		

**FREEZE** This routine is used to freeze the screen during a memory dump. It checks for a control S from the keyboard. If no character has been entered, the routine returns to the caller. If a character has been received that is not a control S, the routine jumps into the PANIC routine to check for a control C. If a control S is received, the routine will wait for a second character to be received before jumping to PANIC to check for a control C.

FREEZE	BSR BEQ BSR CMPI.B BEQ	INSTAT EXIT_FREZ CHAR_IN #13H,D1 HOLD_IT	;check for key ;return if none hit ;get key ;control S?
EXIT_FREZ	BRA RTS	TEST_KEY2	;control C?
HOLD_IT	BSR BEQ	INSTAT HOLD_IT	;wait for another character
	BRA	TEST_KEY	;let PANIC check for control C

The use of the auxiliary routines will greatly aid in the creation of the monitor commands. By breaking down the larger tasks required by the commands into smaller ones, most of the command software may be written by selectively calling groups of auxiliary routines, and moving data between registers. The next section will show just how the monitor command routines are written.

## The Monitor Commands

The monitor commands are really the heart of the software monitor. Through the use of the monitor commands, the job of creating new and useful software becomes much easier. We will now examine just how these commands are implemented. Study the methods used to perform I/O with the user, and how decisions are made within the routines. You should be able to gain a very good understanding of the structure of the command routine, and be able to use that knowledge to write *your own* routine to perform a job that the basic monitor cannot perform.

#### The Command Recognizer

In order for us to use a command routine, we must be able to get to its starting address in memory. It is much simpler and more convenient to enter DUMP or EXEC, as opposed to a multidigit starting address. The purpose of the command recognizer is to determine which of the monitor commands the user has entered, and jump to the routine for execution. The routine accepts either full command names (DUMP, PATC, EXEC, MOVE, or HELP), or single-letter abbreviations (D, P, E, M, or H).

Once the command is recognized, the address of that routine is read from a table, and the routine is branched to. For this reason, the command routines must branch back to the start of the monitor, and not return as a subroutine would. The command recognizer is written so that additional commands may be added to the monitor with a minimum of change in its code.

GETCMD	MOVEA.L	#STACK,A7	:init stack
	BSR	CRLF	
	MOVE.B	#'*',Dl	;output command prompt
	BSR	CHAR_OUT	
	CLR.L	D2	;init command-text buffer
INCOM	BSR	CHAR_IN	get a command letter
	BSR	CHAR_OUT	;echo it to user
	CMPI.B	#ODH.Dl	test for CR

	BEQ CMPI.B BEQ ROL.L MOVE.B BRA	SEARCH #20H,D1 SEARCH #8,D2 D1,D2 INCOM	;test for SP ;prepare D2 for new letter ;insert it into D2 ;get next letter
SEARCH	MOVE.L MOVEA.L MOVEA.L	#5,D5 #COMMANDS,A2 #COM_ADRS,A1	number of commands to check init command text pointer init command address pointer
TEST_TEXT	CMP.L BEQ ADDQ.L CMP.L BEQ ADDQ.L ADDQ.L SUBQ.L BNE BRA	(A2),D2 D0_JUMP #4,A2 (A2),D2 D0_JUMP	<pre>;compare command text ;branch if match ;point to abbreviated command ;test again ;point to next command ;point to next address ;all commands checked yet? ;illegal command entered</pre>
DO_JUMP	MOVEA.L JMP	(A1),A1 (A1)	;get command address ;and go execute command
COMMANDS	ASCII BYTE ASCII ASCII BYTE ASCII ASCII ASCII ASCII ASCII ASCII BYTE ASCII BYTE ASCII	DUMP' 0,0,0 'D' 'EXEC' 0,0,0 'E' 'PATC' 0,0,0 'P' 'MOVE' 0,0,0 'M' 'HELP' 0,0,0	;full_command_name ;abbreviated_name
COM_ADRS	WORD WORD WORD WORD WORD	O,DUMP O,EXECUTE O,PATCH O,MOOV O,HELP	;DUMP execution address

Notice how the routine brings in a command. Register D2 is initially cleared. When a valid command letter is received, D2 is rotated 8 bits to the left, and the new ASCII letter value is placed in the lower 8 bits. If 4 characters are received, the first letter has been rotated into the uppermost byte position of D2. If only 1 letter is entered (as is the case for abbreviated command recognition), it will appear in the lower 8 bits of D2, with all other bits equal to zero. The COMMANDS table contains the values that will appear in D2 for any of the acceptable command entries.

Additional commands may be added very easily by increasing the initial value put into D5, and extending the data table sizes of COMMANDS and COM\_ADRS.

# The DUMP Routine

This routine is used to display a range of memory locations and their associated ASCII values. The format of the output is as follows: 8 hex characters representing the address, followed by 16 hex pairs, which indicate the data contained in the memory locations following the printed address. These 16 hex pairs are followed by 16 ASCII characters that are the printable ASCII equivalents of the 16 bytes. The ASCII output is very useful in determining when the code displayed is simply hex data, and not machine code. A sample output line might look like this:

00008100 4E 75 El 5A 61 D8 El 5A 61 D4 4E 75 48 42 61 F2 Nu.Za..Za.NuHBa.

The user must specify a starting and ending address in the DUMP command line. The command to DUMP the previous data would be DUMP 8100 810F. For starting addresses that do not start on an even 16-byte address (such as 8136), the DUMP routine will convert the starting address, by making the lower digit of the address 0 (thus making 8136 into 8130). For ending addresses that do not end on an even 16-byte address, the routine will show the remaining locations also. Thus, an ending address of 82F7 will cause DUMP to continue to 82FF (and so end on the even address 8300).

To freeze the display during a DUMP, just enter control S. Any key other than control C may then be used to restart the DUMP.

Study the routine carefully. You may already have ideas on how to improve the output format.

DUMP	BSR ANDI.B MOVE.L BSR MOVE.L	D2,A4 GET_ADDR		get the starting address make lower nibble zero A4 is memory read register get the ending address
ADR_OUT	BSR MOVE.L BSR	CRLF A4,D2 PRINT_LONG		;new line please ;print address
	BSR BSR	BLANK BLANK		;and some blanks
BYTE_OUT	BSR	(A4)+,D2 PRINT_BYTE BLANK		;get a byte and increment A4 ;print the byte
	MOVE.L			;done 16 yet?
	SUB.L BSR	#16,A4 BLANK		;back up 16 bytes
ASCII_OUT	MOVE.B	(A4)+,D1 #20H,D1 UN_PRINT #7DH,D1 SEND_IT	-	;get a byte ;is it printable?
UN_PRINT SEND_IT	BSR MOVE.L	#2EH,D1 CHAR_OUT A4,D2 #0FH,D2 ASCII_OUT		;use period for unprintables :print the ASCII equivalent :done 16 yet?
	BSR CMPA.L BMI BRA	FREEZE A4,A5 GETCMD ADR_OUT		;hold display? ;done with dump?

The DUMP routine could be modified to output words (2 hex pairs) for each even address location, or just hex data with no ASCII equivalent. The format of the output is designed specifically to help the user understand what information presently resides in a section of memory.

# The EXECUTE Routine

This routine is used to execute a user program stored in memory. The starting address of the user routine must be entered in the command. For example, EXEC 8500 will cause execution of whatever code starts in location 8500. The routine makes use of an instruction that permits an absolute jump to a specific address.

EXECUTE	BSR	GET_ADDR	;get	execution	address
	MOVE.L	D2,A1			
	JMP	(Al)			

It is possible to modify the EXECUTE routine to load any or all of the CPU registers (data or address) before performing the jump. This would give a nice way of executing your custom program with starting data.

# The MOVE Routine

This routine is used to move data around in memory. Suppose a section of code needs to be placed in a higher memory area. If the starting and ending addresses of the data block are 8000 and 80FF, and the new starting address should be 8650, MOVE 8000 80FF 8650 will make the required copy of the data.

MOOV	BSR MOVE.L	GET_ADDR D2.A1	;get starting address
	BSR MOVE.L	GET_ADDR D2,A2	;get ending address
	ADD.L BSR MOVE.L	#1,A2 GET_ADDR D2,A3	;include last location ;get destination address
MOOVEM	MOVE.B CMPA.L BNE BRA	(A1)+,(A3)+ A1,A2 MOOVEM GETCMD	;move and increment pointers ;at ending address yet?

The routine name is not MOVE, since this is a reserved assembler name.

# The PATCH Routine

This routine is used to place user program data into memory. The starting address must be specified in the command. The PATCH routine will output an address and the byte of data contained there. After the data byte is printed comes a question mark. This indicates to the user that the data at the present location may be changed. To change the data, the user simply enters a hex pair. Any illegal characters will cause the monitor to restart. The only exceptions are the carriage return and space keys. Entering either of these immediately following the question mark causes PATCH to skip over the current address and not alter the data contained there. A sample PATCH command might look like this:

*PATC 82	00	
00008200	3E?	16
00008201	27?	00
00008202	FE?	<CR $>$
00008203	9A?	20
00008204	2B?	<ctrl-c></ctrl-c>

Notice that the user changed the first two bytes, kept the third one the same, changed the fourth, and then exited when the fifth byte was printed. The following code implements the last of the monitor commands.

PATCH	BSR MOVE.L	GET_ADDR D2.A2	;get starting address ;A2 is the memory pointer
NEW_DATA	BSR MOVE.L	CRLF A2,D2	;new line please ;print data address
	BSR BSR	PRINT_LONG BLANK	
	MOVE.B	(A2),D2	;get the data
	BSR	PRINT_BYTE	;and show it
	MOVE.B	#'?',Dl	;output change prompt
	BSR	CHAR_OUT	
	BSR	GET_BYTE	;get new data
	CMPI.B	#'*',D2	;no change requested?
	BNE	ENTER_IT	;jump if new data entered
	MOVE.B	(A2),D1	;get old byte back
ENTER_IT	MOVE.B	D1,(A2)+	; save data and increment pointer
	BSR	NEW_DATA	

The only exit out of this routine is to enter an illegal character after the question mark, which GET\_BYTE will detect.

#### The Body of the Monitor

At this point we have covered the creation of all the routines (auxiliary and command) that we need inside our monitor. The last step we need to perform is to collect all the routines and organize them into a source file. The source file must provide an exception vector table, which must (at the very least) contain initial SSP and PC addresses for the RESET exception. Since these exceptions are at addresses 0 and 4, the exception vector table must be ORGed at 0. The 256 possible exception vectors will occupy the first 1024 locations (0–3FF), making address 400H the first usable address for the machine code of the monitor. The following software details the creation of the exception vector table and startup monitor code.

 ORG
 O

 WORD
 0,STACK

 WORD
 0,START

 WORD
 0,BUS\_ERROR

 WORD
 0,ADRS\_ERROR

;RESET: initial SSP ;RESET: initial PC

	ORD	0,ILLEGAL			
Ν	ORD	0,DIV_ZER	)		
N	ORD	0,START		;CHK not imp	lemented
N	ORD	0, TRAP_FIV	/E		
0	RG	7CH		;skip reserve	ed vectors
W	ORD	0.LEVEL_7		-	
W	ORD	0.TO_CHAR_	_IN	;TRAP vector	0
W	ORD	0, TO_CHAR_	LOUT	;TRAP vector	1
W	ORD	0,TO_CRLF		;TRAP vector	2
W	ORD	0,TO_PRINT	r_msg	;TRAP vector	3
W	ORD	0, TO_PRINT	I_BYTE	;TRAP vector	4
W	ORD	0, TO_PRINT	r_word	;TRAP vector	5
W	ORD	0, TO_PRINT	LONG	;TRAP vector	6
W	ORD	0,TO_GET_E	BYTE	;TRAP vector	7
W	ORD	0, TO_GET_A	ADDR	;TRAP vector	8
W	ORD	0.TO_GETCN	٧D	:TRAP vector	9
0	RG	400H		;start of mon	nitor
S	TACK	EQU	8800H		
S	TART	MOVEA.L	#STACK.A7	;init stack	
		BSR	INIT_ACIA	; init serial	chip
		BSR	SIGN_ON	;greet user	

Notice that we have provided vectors for major system exceptions such as bus and address errors, and also for the first 10 TRAP vectors. Since the vectors represent usable auxiliary routine addresses, we have provided an easy way for the user to use system software that already exists. To use CHAR\_IN, we just have to include TRAP #0 in our code. To call PRINT\_LONG, we use TRAP #6.

An example of the code that lets us use the TRAPs is as follows:

TO\_CHAR\_IN BSR CHAR\_IN RTE

Since the TRAP instruction requires exception processing, we cannot simply use the name CHAR\_IN in the vector. The RTS at the end of CHAR\_IN would not do the same job as the required RTE needed for correct exception recovery. If we instead vector to a routine that *calls* CHAR\_IN, we will both use the desired subroutine, and also return correctly to the main program.

The source statements that follow the BSR SIGN\_ON instruction must begin with the code for the command recognizer. After that, the routines may be in any order. All auxiliary and command routines should be included. The only remaining source code to write is the code for the exception handlers, which is listed here:

BUS_ERROR	MOVEA.L BRA	#MSG_1,A3 REPORT
ADRS_ERROR	MOVEA.L BRA	#MSG_2, A3 REPORT
ILLEGAL_INST	MOVEA.L BRA	#MSG_3, A3
DIV_ZERO	MOVEA.L	REPORT #MSG_4,A3
TRAP_FIVE	BRA MOVEA.L	REPORT #MSG_5,A3
LEVEL_7	BRA MOVEA.L	REPORT #MSG_6, A3
	BRA	REPORT

HELP	MOVEA.L	#H_MSG, A3
REPORT	BSR	CRLF ;new line, thank you
	BSR	PRINT_MSG ;print message pointed to by A3
	BSR	CRLF
	BRA	GETCMD
MSG_1	ASCII	'Bus Error',0
MSG_2	ASCII	'Address Error',0
MSG_3	ASCII	'Illegal Instruction Error',0
MSG_4	ASCII	'Divide-by-Zero Error',0
MSG_5	ASCII	'TRAPV Error',0
MSG_6	ASCII	'Level 7 Interrupt',0
H_MSG	ASCII	'The HELP message goes here !!!',0

Notice that the HELP command routine is implemented here. Since we need only output a help message (possibly containing the syntax of all commands), we include HELP in the exception processing code.

The next section will give ideas on how to improve the basic monitor by adding more commands, and making changes to existing ones. But if you plan to build the minimal system, make sure the basic monitor works before you begin changing it!

# **10.8 ADDING COMMANDS TO THE MONITOR**

This section will describe some possible ways the power of the monitor may be increased. A good understanding of the 68000's instruction set is required before any attempt is made to change the operation of the monitor. Barring this slight warning, let us proceed with some details.

You may have noticed that the monitor only accepts uppercase letters. Entering "dump" instead of "DUMP" will surely confuse the command recognizer. It would be more convenient if the software accepted both. One possible way to do this would be to add more entries to the command recognizer's data table. Duplicate entries would have to be made for each instruction. This method therefore is undesirable for two reasons. It wastes bytes, and it does not solve the whole problem. We would also need to change the check characters in the hexadecimal input routines.

A second solution is needed to avoid making changes to numerous routines. The easiest thing to do is attack the problem at the source, CHAR\_IN. All characters must be input through this routine. If the instruction BSR UPPER\_CASE were inserted before CHAR\_IN's RTS, we would have a way of checking every character that enters the monitor. Any lowercase characters would be detected by the UPPER\_CASE subroutine, and changed into their respective uppercase equivalents. Thus, the monitor will interpret uppercase and lowercase letters as equals. The actual code needed for the subroutine is left for you to work out in the end-of-chapter questions.

One command that might be useful to add could be called XREG. This would be the examine-register command. Suppose that all eight data registers are saved every time the monitor is restarted. If the monitor is restarted as the result of a user program exception, it would be very desirable to see what data was in the data registers prior to the exception. The XREG command would display the contents of the registers. A sample format might be:

D0: 05687786 D1: FFFFFFE D2: 01040345 D3: 4E4060FA etc.

A third command, LREG, could be used to load the eight data registers (either singly via LREG 2 or LREG 6, or all at once) with program data prior to using the EXEC instruction. LREG would provide a means for getting data into a user program. A change to the EXECUTE routine would be needed to load all eight registers before JMPing to the user program. Using XREG and LREG, we can test a custom program for proper operation very quickly.

If downline loading is needed, a LOAD command could be used to load received data into successive memory locations. The LOAD routine could load data from CHAR\_IN, or from a second serial section that would have to be added to the system hardware.

Even more advanced commands that would provide breakpoints, and possibly assembly or disassembly, could be added. All that is required is cleverly written code. The more functions available in the monitor, the easier the job of writing new software becomes.

## 10.9 EXAMPLE PROGRAMS

The following routines are included to test the operation of the monitor. They make use of the TRAP instructions and exercise the auxiliary routines.

## **TV Typewriter**

This routine simply echoes all received characters.

TOP	ORG TRAP	8000H #0	get a character
	TRAP BRA	#1 TOP	;send it to display

## Improved TV Typewriter

This routine echoes all received characters also. When CR is received, both CR and LF are sent to the display. This causes the screen to scroll.

	ORG	8000H	
TOP	TRAP	#0	;get a character
	CMPI.B	#ODH,Dl	;test for CR
	BNE	SKIP	

	TRAP	#2	;send CR and LF to display
	BRA	TOP	
SKIP	TRAP	#1	;echo character
	BRA	TOP	

## **Counter with Message**

This routine outputs a constant message saying 'This is message number . . .', with a different number at the end of each message.

	ORG MOVE.L	8000H #0,D2 ;init counter
TOP	MOVEA.L TRAP	#MESS,A3 ;get message pointer #3 ;print message
	TRAP	#6 ;output count
	ADDQ.L	#1,D2 ;increment counter
	TRAP	#2 ;get a new line
	BRA	TOP
MESS	ASCII	'This is message number'
	BYTE	0

## **Hexadecimal Adder**

This routine asks for two hexadecimal bytes, adds them together, and displays the result.

TOP	ORG MOVEA.L		;display first message
	TRAP TRAP	#3 #7	;get first number
	MOVE.B		save it here
	MOVEA.L	#NUMB, A3	display second message
	TRAP	#3	
	TRAP	#7	;get second number
	ADD . B	D6,D1	;add numbers together
	MOVE.W	D1, -(A7)	;save D1 on stack
	MOVEA.L	#ANSWER, A3	;display answer message
	TRAP	#3	
	MOVE.W	(A7)+,D1	;pop Dl off stack
	TRAP	#4	;display answer
	BRA	TOP	
NUMA	ASCII	'Enter first number: '	
	BYTE	0	
NUMB	ASCII	'Enter second number: '	
	BYTE	0	
ANSWER	ASCII	'The sum is: '	
	BYTE	0	

## **Memory Search**

This routine asks the user for a byte value, and then proceeds to find all memory locations that contain the same value. When a location is found, its address is displayed.

ORG	8000H
MOVEA.L	#ASKIT,A3

;ask for data byte

	TRAP	#3	
	TRAP	#7	;get data byte
	MOVE.B	D1,D6	;save data byte here
	MOVEA.L	#0,A0	;start comparing at address C
CHECK	CMP.B	(A0), D6	;compare
	BNE	NEXT	skip if not equal;
	MOVE.L	A0, D2	;display address
	TRAP	#6	
NEXT	ADDA	#1,AO	point to next location;
	BRA	CHECK	
ASKIT	ASCII	'Enter search byte: '	
	BYTE	0	

Other examples, such as multiplying binary numbers, entering data for sorting, hi-lo games, interactive programs, and more may be written efficiently with good use of the TRAP auxiliary routines. Can you think of still more auxiliary routines that may be added (and called with a TRAP), to further improve the monitor? How about one for converting binary data to decimal (much like PRINT\_LONG, except the output would be decimal and not hex), or others for sorting, comparing, or doing math?

## 10.10 SUMMARY

This chapter dealt with the design of a single-board computer, equipped with 2K words of EPROM and RAM, and a 2400-BAUD serial I/O section. Many digital design ideas were suggested, and reasons for choosing one design over another were given.

The software design proceeded in the same fashion. Minimum system requirements were established, and the software commands were implemented in groups of code that made good use of a number of auxiliary subroutines.

Example programs were included to show the ease and power of using the working system, through the use of special system calls and monitor commands. There is room for improvement in the monitor program, which should be done after the basic monitor is up and running.

## STUDY QUESTIONS

- 1. Explain how the RESET circuitry shown in Figure 10.14 works.
- 2. How can the BERR circuit of Figure 10.4 be disabled when an external DMA signal is low?
- 3. Explain how interrupts are enabled/disabled by the ENABLE signal in the circuit shown in Figure 10.15.
- 4. Show how octal buffers (74LS244) may be added to the 68000's address lines to buffer them. Assume the buffers are always enabled.
- 5. Modify the circuitry of Question 4 so that the buffers are enabled only when an external DMA signal is high.
- 6. What type of circuitry is needed to buffer the bidirectional data bus? Can the processor's R/W signal be used to control the direction?







FIGURE 10.14 For Question 10.1



- 7. Design a circuit to fully decode the processor's address bus, before enabling the 74LS139 decoder of Figure 10.5(a).
- 8. Modify the memory decoder of Figure 10.5(a) so that it only works when an external DMA signal is high.
- 9. Redesign the memory  $\overline{R/W}$  signal generator of Figure 10.5(b), and use only NAND circuitry.
- 10. Would it be possible to build a minimal system without RAM?
- 11. What circuitry is needed to add another 2K words of RAM to the minimal system?
- 12. How must the memory section be changed to allow the use of 2732 EPROMs? How about 2764s?
- 13. Since the 68000 always reads words during instruction fetches, why is there a need for byte addressing in the EPROM memory?
- 14. How must the DTACK delay generator be modified so that its output is always high if an external DMA signal is low?
- 15. Finish the timing diagram in Figure 10.16 detailing the operation of the DTACK delay generator.
- 16. What type of gate should replace the two-input AND gate that drives the DTACK delay generator, if two additional signals—DRAM and IOCHAN—need to be added?
- 17. The circuit shown in Figure 10.17 may be used as a 1-bit output port. How does it work?





- 18. Modify the serial circuit so that it communicates with the lower half of the data bus. What signals need to be changed? How does this affect the software that controls the ACIA?
- 19. Design a circuit that will control the timing circuitry in the serial section, so that two BAUD rates (2400 or 300) may be selected by the flip of a switch. The circuit must send either 38.4 kHz or 4800 Hz to the ACIA.
- 20. Show the circuitry required to add a second serial port to the minimal system.
- **21.** Write a subroutine called UPPER\_CASE that converts the lower byte of register D1 into an uppercase ASCII character, if the lower byte is a lowercase character. For example, 63H (c) is converted into 43H (C).
- 22. Modify the GETCMD routine to accept backspace (Ctrl-H) characters for editing purposes.

23. Complete the following table, showing the use of registers in the auxiliary routines. Which registers pass data to the routine, which are destroyed, and which are the result registers?

Routine	Input Data	Output Data	<b>Registers Used</b>
PRINT_MSG	A3	-	D0, D1, A0

- 24. Write a routine that divides a data register by 0, to check the DIV\_ZERO exception.
- 25. How can PATC and MOVE be used to clear a block of RAM?
- 26. What does the following program do?

TRAP	#7
MOVE.B	D1.D5
TRAP	#2
TRAP	#7
ADD.B	D1,D5
TRAP	#2
MOVE.B	D5,D2
TRAP	#4
TRAP	#9

- 27. Write a routine that will implement the LOAD command. The command syntax is 'LOAD address'. The routine should take two received characters at a time and convert them into a single byte to be stored in memory. For example, if a 45H (E) and a 37H (7) are received, an E7 is stored in memory. Any nonhexadecimal character (not 9–0 or A-F) received terminates the load.
- 28. Assume that the contents of all eight data registers are stored in memory beginning at address DATAREG, with D0 stored in the first 4 bytes and D7 stored in the last 4 bytes of the 32-byte area. Write a subroutine that uses PRINT\_LONG to display the contents of each data register.
- Modify the EXECUTE routine, so that only execution addresses in the 8000-to-877F range are allowed.
- 30. How could PRINT\_MSG be modified so that the end-of-message code is '\$' instead of 00?

## APPENDIX A

## 68000 Data Sheets

## MC68000

## Technical Summary 16-/32-Bit Microprocessor

MOTOROLA

This document contains both a summary of the MC68000 as well as a detailed set of parametrics. The purpose is twofold - to provide an introduction to the MC68000 and support for the sophisticated user. For detailed information on the MC68000, refer to the MC68000 16- 32-Bit Microprossor Advance Information Data Sheet.

The MC68000 is the first implementation of the M68000 16 32 microprocessor architecture. The MC68000 has a 16-bit data bus and 24-bit address bus while the full architecture provides for 32-bit address and data buses. It is completely code-compatible with the MC68008 8-bit data bus implementation of the M68000 and is upward code compatible to the MC68010 MC68012 virtual extensions and the MC68020 32-bit implementation of the architecture. Any user-mode programs written using the MC68000 instruction set will run unchanged on the MC68008, MC68010, MC68020. This is possible because the user programming model is identical for all five processors and the instruction sets are proper sub-sets of the complete architecture. Resources available to the MC68000 user consists of the following

- 17 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory Mapped I O
- 14 Addressing Modes




Figure 1. User Programming Model

This document contains information on a new product. Specifications and information herein are subject to change without notice

### INTRODUCTION


As shown in the user programming model (Figure 1), the MC68000 offers 16 32-bit registers and a 32-bit program counter. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) operations. The second set of seven reqisters (A0-A6) and the user stack pointer (USP) may be used as software stack pointers and base address registers. In addition, the registers may be used for word and long word operations. All of the 16 registers may be used as inter registers.

In supervisor mode, the upper byte of the status register and the supervisor stack pointer (SSP) are also available to the programmer. These registers are shown in Figure 2.



### Figure 2. Supervisor Programming Model Supplement

The status register (Figure 3) contains the interrupt mask (eight levels available) as well as the condition codes: extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and in a supervisor (S) or user state.





### DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4-Bits)
- Bytes (8 Bits)
- Words (16 Bits)
- Long Words (32 Bits)

In addition, operations on other data types such as memory addresses, status word data, etc. are provided in the instruction set.

The 14 addressing modes, shown in Table 1, include six basic types:

- Register Direct
- Register Indirect
- Absolute

- Program Counter Relative
- Immediate
- Implied

Included in the register indirect addressing modes is a capability to do postincrementing, predecrementing, offsetting, and indexing. The program counter relative mode can also be modified via indexing and offsetting

### Table 1. Addressing Modes

Addressing Modes	Syntax
Register Direct Addressing	
Data Register Direct	Dn
Address Register Direct	An
Absolute Data Addressing	
Absolute Short	××× W
Absolute Long	××× L
Program Counter Relative Addressing	
Relative with Offset	d <sub>16</sub> (PC)
Relative with Index Offset	d <sub>8</sub> (PC,Xn)
Register Indirect Addressing	
Register Indirect	(An)
Postincrement Register Indirect	(An)
Predecrement Register Indirect	(An)
Register Indirect with Offset	d <sub>16</sub> (An)
Indexed Register Indirect with Offset	d <sub>8</sub> (An,Xn)
Immediate Data Addressing	
Immediate	#xxx
Quick Immediate	#1-#8
Implied Addressing	
Implied Register	SR USP SP PC

NOTES

- Dn Data Register
- An Address Regis

Kn Address of Data Register used as Index Register

- SR Status Register
- PC Program Counter
- SP Stack Pointer
- USP User Stack Pointer
- () Effective Address
- d8 8-Bit Offset (Displacement)
- D<sub>16</sub> 16-Bit Offset (Displacement)
- #xxx Immediate Data

### INSTRUCTION SET OVERVIEW

The MC68000 instruction set is shown in Table 2. Some additional instructions are variations, or sub-sets, of these and they appear in Table 3. Special emphasis has been given to the instruction set's support of structured highlevel languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned, multiply and divide, "quick" arithmetic operations, BCD arithmetic, and expanded operations (through traps).

### Table 2. Instruction Set Summary

Mnemonic	Description	
ABCD	Add Decimal With Extend	
ADD	Add	
AND	Logical AND	
ASL	Arithmetic Shift Left	
ASR	Arithmetic Shift Right	
Bcc	Branch Conditionally	
BCHG	Bit Test and Change	
BCLR	Bit Test and Clear	
BRA	Branch Always	
BSET	Bit Test and Set	
BSR	Branch to Subroutine	
BTST	Bit Test	
CHK	Check Register Against Bounds	
CLR	Clear Operand	
CMP	Compare	
DBcc	Test Condition, Decrement and Branch	
DIVS	Signed Divide	
DIVU	Unsigned Divide	
EOR	Exclusive OR	
EXG	Exchange Registers	
EXT	Sign Extend	
JMP	Jump	
JSR	Jump to Subroutine	
LEA	Lead Effective Address	
LINK	Link Stack	
LSL	Logical Shift Left	
LSR	Logical Shift Right	
MOVE	Move	
MULS	Signed Multiply	
MULU	Unsigned Multiply	
NBCD	Negate Decimal with Extend	
NEG	Negate	
NOP	No Operation	
NOT	One's Complement	
OR	Logical OR	
PEA	Push Effective Address	
RESET ROL ROR ROXL ROXR RTE RTR RTS	Reset External Devices Rotate Left without Extend Rotate Right without Extend Rotate Right with Extend Rotate Right with Extend Return from Exception Return from Subroutine	
SBCD	Subtract Decimal with Extend	
Scc	Set Conditional	
STOP	Stop	
SUB	Subtract	
SWAP	Swap Data Register Halves	
TAS	Test and Set Operand	
TRAP	Trap	
TRAPV	Trap on Overflow	
TST	Test	
UNLK	Unlink	

### Table 3. Variations of Instruction Types

Instruction Type	Variation	Description
ADD	ADD ADDA ADDO ADDI ADDX	Add Add Address Add Ourck Add Immediate Add with Extend
AND	AND ANDI ANDI to CCR ANDI to SR	Logical AND AND Immediate AND Immediate to Condition Codes AND Immediate to Status Register
СМР	CMP CMPA CMPM CMPI	Compare Compare Address Compare Memory Compare Immediate
EOR	EOR EORI EORI to CCR EORI to SR	Exclusive OR Exclusive OR Immediate Exclusive OR Immediate to Condition Codes Exclusive OR Immediate to Status Register
MOVE	MOVE MOVEA MOVEM MOVEP MOVEO MOVE from SR MOVE to SR MOVE to CCR MOVE to CCR	Move Move Address Move Multiple Registers Move Peripheral Data Move form Status Register Move to Status Register Move to Candition Codes Move User Stack Pointer
NEG	NEG NEGX	Negate Negate with Extend
OR	OR ORI ORI to CCR ORI to SR	Logical OR OR Immediate OR Immediate to Condition Codes OR Immediate to Status Register
SUB	SUB SUBA SUBI SUBO SUBX	Subtract Subtract Adoress Subtract Immediate Subtract Ouick Subtract with Extend

### SIGNAL DESCRIPTION

The input and output signals are illustrated functionally in Figure 4 and are described in the following paragraphs.




Figure 4. Input and Output Signals

### ADDRESS BUS (A1 THROUGH A23)

This 32-bit, unidirectional, three-state bus is capable of addressing 16 megabytes of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are set to a logic high.

### DATA BUS (D0 THROUGH D15)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte lenght. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines 00-07.

### ASYNCHRONOUS BUS CONTROL

Asynchronous data transfers are handled using the following control signals: address strobe, read write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

### Address Strobe (AS)

This signal indicates that there is a valid address on the address bus.

### Read/Write (R/W)

This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the data strobes as explained in the following paragraph.

### Upper and Lower Data Strobe (UDS, LDS)

These signals control the flow of data on the data bus, as shown in Table 4. When the  $R\cdot\overline{W}$  line is high, the processor will read from the data bus as indicated. When the  $R\cdot\overline{W}$  line is low, the processor will write to the data bus as shown.

### Data Transfer Acknowledge (DTACK)

This input indicates that the data transfer is completed. When the processor recognizes  $\overline{DTACK}$  during a read cycle, data is latched and the bus cycle terminated. When  $\overline{DTACK}$  is recognized during a write cycle, the bus cycle is terminated.

### **BUS ARBITRATION CONTROL**

The three signals, bus request, bus grant, and bus grant acknowledge, form a bus arbitration circuit to determine which device will be the bus master device.

### Bus Request (BR)

This input is wire-ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

### Bus Grant (BG)

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

### Bus Grant Acknoweldge (BGACK)

This input indicates that some other device has become the bus master. This signal should not be asserted until the following four conditions are met-

- 1. a bus grant has been received,
- address strobe is inactive which indicates that the microprocessor is not using the bus,
- data transfer acknowledge is inactive which indicates that neither memory nor peripherals are using the bus, and
- bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

UDS	LDS	R/W	D8-D15	D0-D7
High	High		No Valid Data	No Valid Data
Low	Low	High	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	High	No Valid Data	Valid Data Bits 0-7
Low	High	High	Valid Data Bits 8-15	No Valid Data
Low	Low	Low	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	Low	Valid Data Bits 0-7*	Valid Data Bits 0-7
Low	₽ıgh	Low	Valid Data Bits 8-15	Valid Data Bits 8-15*

### Table 4. Data Strobe Control of Data Bus

\*These conditions are a result of current implementation and may not appear on future devices.

### INTERRUPT CONTROL (IPL0, IPL1, IPL2)

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven cannot be masked. The least significant bit is given in IPLO and the most significant bit is given in IPLO and the most significant bit processor signals interrupt acknowledge (FC0-FC2 are all high) to insure that the interrupt is recognized.

### SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

### Bus Error (BERR)

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- 1. nonresponding devices,
- 2 interrupt vector number acquisition failure,
- illegal access request as determined by a memory management unit, or
- 4 other application dependent errors.

The bus error signal interacts with the halt signal to determine if the current bus cycle should be re-executed or if exception processing should be performed.

### Reset (RESET)

This bidirectional signal line acts to reset (start a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not alfected. A total system reset (processor and external devices) is the result of external HALT and RESET signals

applied at the same time

### Halt (HALT)

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state.

When the processor has stopped executing instructrons, such as in a double bus fault condition, the HALT line is driven by the processor to indicate to external devices that the processor has stopped.

### M6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous M6800 peripheral devices with the asynchronous MC68000. These signals are explained in the following paragraphs

### Enable (E)

This signal is the standard enable signal common to all M6800 type peripheral devices. The period for this output is ten MC68000 clock periods (six clocks low, four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK). E is a free-running clock and runs regardless of the state of the bus on the MPU.

### Valid Peripheral Address (VPA)

This input indicates that the device or region addressed is an M68000 Family device or region addressed is an M68000 Family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt during an IACK cycle.

### Valid Memory Address (VMA)

This output is used to indicate to M68000 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is an M68000 Family device.

### PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 5. The information indicated by the function code outputs is valid whenever address strobe ( $\Delta \hat{S}$ ) is active.

Functi	on Code	Output	Cycle Time			
FC2	FC1	FC0				
Low	Low	Low	(Undefined, Reserved)			
Low	Low	High	User Data			
Low	High	Low	User Program			
Low	High	High	(Undefined, Reserved)			
High	Low	Low	(Undefined, Reserved)			
High	Low	High	Supervisor Data			
High	High	Low	Supervisor Program			
High	High	High	Interrupt Acknowledge			

### Table 5. Function Code Outputs

### CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time and the clock signal must conform to minimum and maximum publes width times

### DATA TRANSFER OPERATIONS

Transfer of data between devices involves the following leads.

- 1. address bus A1 through A23,
- 2. data bus D0 through D15, and
- 3. control signals.

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modifywrite cycle is the method used by the MC68000 for interlocked multiprocessor communications.

### READ CYCLE

During a read cycle, the processor receives data from the memory of a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word for double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower bytes simultaneously by asserting both upper and lower bytes simultaneously by asserting both upper and lower bytes or read and then instruction specifies byte operation, the processor uses an internal AO bit to determine which byte to read and then issues the data strobe required for that byte. For byte operations, when the AO bit equals cone, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

### WRITE CYCLE

During a write cycle, the processor sends data to either the memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal AD bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the AD bit equals zero, the upper data strobe is issued. When the AD bit equals one, the lower data strobe is usued.

### READ-MODIFY-WRITE CYCLE

The read-modify write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the MC68000, this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the readmodify-write cycles and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations.

### PROCESSING STATES

The MC68000 is always in one of three processing states normal, exception, or halted.

### NORMAL PROCESSING

The normal processing state is that associated with instruction execution, the memory references are to fetch instructions and operands, and to store results. A special case of normal state is the stopped state which the processor enters when a stop instruction is executed. In this state, no further references are made.

### EXCEPTION PROCESSING

The exception processing state is associated with interrupts, trap instructions, tracing, and other exception conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

### HALTED PROCESSING

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

### INTERFACE WITH M6800 PERIPHERALS

Motorola's extensive line of M6800 peripherals are directly compatible with the MC68000. Some of these devices that are particularly useful are

MC6821	Peripheral Interface Adapter
MC6840	Programmable Timer Module
MC6843	Floppy Disk Controller
MC6845	CRT Controller
MC6850	Asynchronous Communications Inte
	Adapter
MC6854	Advanced Data Link Controller

To interface the synchronous M6800 peripherals with the asynchronous MC68000, the processor modifies its bus cycle to meet the M6800 cycle requirements whenever an M6800 device address is detected. This is possible since both the processors use memory mapped I O.

rface

### ELECTRICAL SPECIFICATIONS

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	v
Input Voltage	Vin	- 0.3 to + 7.0	v
Operating Temperature Range MC68000 MC68000C	TA	TL to TH 0 to 70 - 40 to 85	°C
Storage Temperature	Tstg	- 55 to 150	°C

The device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, normal precautions should be taken to avoid application of voltages high-than maximum-rated voltages to these high-impedance circuits. Tying unused inputs to the appropriate logic voltage level (e.g., either GND or V<sub>C</sub>C) enhances reliability of operation.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Symbol	Value	Rating
Thermal Resistance (Still Air) Ceramic, Type L/LC Ceramic, Type RC Plastic, Type P Plastic, Type FN	₽L <sup>#</sup>	30 33 30 45	#JC	15* 15 15* 25*	°C/W

\*Estimated

### DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0 Vdc $\pm$ 5%; GND = 0 Vdc; T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Ch	aracteristic	Symbol	Min	Max	Unit
Input High Voltage		ViH	2.0	Vcc	V
Input Low Voltage		VIL	GND - 0.3	0.8	v
Input Leakage Current @ 5.25 V	BERR, BGACK, BR, DTACK, CLK, IPLO-IPL2, VPA HALT, RESET	IN	-	2.5 20	μA
Three-State (Off State) Input Current (a 2.4 V/0.4 V	AS, A1-A23, D0-D15, FC0-FC2, LDS, R/W, UDS, VMA	ITSI	-	20	μA
Output High Voltage (I <sub>OH</sub> =400 μA) (I <sub>OH</sub> = -400 μA)	E* E, AS, A1-A23, BG, D0-D15, FC0-FC2, LDS, R'W, UDS, VMA	∨он	V <sub>CC</sub> - 0.75 2.4	- 2.4	v
Output Low Voltage (I <sub>OL</sub> = 1.6 mA) (I <sub>OL</sub> = 2 2 mA) (I <sub>OL</sub> = 5.0 mA) (I <sub>OL</sub> = 5.3 mA)	HALT A1-A23, BG, FC0-FC2 RESET E, AS, D0-D15, LDS, R/W, UDS, VMA	VOL		0.5 0.5 0.5 0.5	V
Power Dissipation (see POWER CONSIDERATIONS)			-	-	w
Capacitance (V <sub>III</sub> = 0 V, T <sub>A</sub> = 25°C, Frequency = 1 MHz)**			-	20.0	pF
Load Capacitance	HALT All Others	CL	=	70 130	pF

\*With external pullup resistor of 1.1  $\Omega$ .

\*\*Capacitance is periodically sampled rather than 100% tested.

\*\*\*During normal operation instantaneous V<sub>CC</sub> current requirements may be as high as 1.5 A.

(3)

The average die-junction temperature, T I, in °C can be obtained from:  $T_{I} = T_{\Delta} + (P_{D} \cdot \theta_{I\Delta})$ (1)

where Т

θĴA Package Thermal Resistance, Junction-to-Ambient, °C/W

PD

 $P_{INT} + P_{I/O}$ I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power PINT

PI/O Power Dissipation on Input and Output Pins - User Determined

For most applications PI/O<PINT and can be neglected. An appropriate relationship between Phand T I (if PI/A is neglected) is:

 $P_{D} = K \div (T_{J} + 273 \ ^{\circ}C)$ (2)

Solving equations (1) and (2) for K gives:

$$K = P_{D} \cdot (T_{\Delta} + 273^{\circ}C) + \theta_{JA} \cdot P_{D}^{2}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at thermal equilibrium) for a known TA. Using this value of K, the values of PD and TI can be obtained by solving equations (1) and (2) iteratively for any value of TA

The curve shown in Figure 11-1 gives the graphic solution to the above equations for the specified power dissipation of 1.5 watts over the ambient temperature range of -55 °C to 125 °C using a maximum 0 14 of 45 °C/W. Ambient temperature is that of the still air surrounding the device. Lower values of 0 1A cause the curve to shift downward slightly; for instance, for 0 1A of 40 % W, the curve is just below 1.4 watts at 25 °C.

The total thermal resistance of a package (HJA) can be separated into two components, Hic and HCA, representing the barrier to heat flow from the semiconductor junction to the package (case) surface (HJC) and from the case to the outside ambient air (HCA). These terms are related by the equation:

 $\theta JA = \theta JC + \theta CA$ 

BJC is device related and cannot be influenced by the user. However, HCA is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling, and thermal convection. Thus, good thermal management on the part of the user can significantly reduce  $\theta_{CA}$  so that  $\theta_{JA}$  approximately equals θJC. Substitution of θJC for θJA in equation 1 results in a lower semiconductor junction temperature.

Table 6 summarizes maximum power dissipation and average junction temperature for the curve drawn in Figure 5, using the minimum and maximum values of ambient temperature for different packages and substituting HJC for HJA (assuming good thermal management). Table 7 provides the maximum power dissipation and average junction temperature assuming that no thermal management is applied (i.e., still air).




Figure 5. MC68000 Power Dissipation (PD) vs Ambient Temperature (TA)

Package	T <sub>A</sub> Range	θJC (°C/W)	PD (W) @ TA Min.	Tj(°C) @ T <sub>A</sub> Min.	PD (W) @ TA Max.	Tj(°C) (a: T <sub>A</sub> Max.	
ULC	0°C to 70°C - 40°C to 85°C 0°C to 85°C	15 15 15	1.5 1.7 1.5	23 - 14 23	1.2 1.2 1.2	88 103 103	
P	0°C to 70°C	15	1.5	23	1.2	88	
RRC	0°C to 70°C - 40°C to 85°C 0°C to 85°C	15 15 15	1.5 1.7 1.5	23 - 14 23	1.2 1.2 1.2	88 103 103	
FN	0°C to 70°C	25	1.5	38	1.2	101	

Table 6. Power Dissipation and Junction Temperature vs Temperature ( $\theta_{JC} = \theta_{JA}$ )

NOTE: Table does not include values for the MC68000 12F.

Table 7. Power Dissipation and Junction Ter	mperature vs Temperature (0,10 ±	( <b>JL</b> <sup>0</sup>
---	----------------------------------	--------------------------


Package	T <sub>A</sub> Range	θJA (°C/W)	P <sub>D</sub> (W) (a T <sub>A</sub> Min.	T」(°C) (a T <sub>A</sub> Min.	PD (W) @ TA Max.	Т」 {°С} (а Тд Мах.
LLC	0°C to 70°C - 40°C to 85°C 0°C to 85°C	30 30 30	1.5 1.7 1.5	23 - 14 23	1.2 1.2 1.2	88 103 103
Р	0°C to 70°C	30	1.5	23	1.2	88
RRC	0°C to 70°C - 40°C to 85°C 0°C to 85°C	33 33 33	1.5 1.7 1.5	23 - 14 23	1.2 1.2 1.2	88 103 103
FN	0°C to 70°C	40	1.5	38	1.2	101

NOTE: Table does not include values for the MC68000 12F.

AC ELECTRICAI	. SPECIFICATIONS -	– CLOCK	TIMING (see Figure 6)	
---------------	--------------------	---------	-----------------------	--

Num.	Characteristic		8 MHz*		10 MHz*		12.5 MHz*		16.67 MHz '12F'		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
	Frequency of Operation	f	4.0	8.0	4.0	10.0	4.0	12.5	8.0	16.7	MHz
1	Cycle Time	tcvc	125	250	100	250	80	250	60	125	ns
2,3	Clock Pulse Width (Measured from 1.5 V to 1.5 V for 12F)	<sup>t</sup> CL <sup>t</sup> CH	55 55	125 125	45 45	125 125	35 35	125 125	27 27	62.5 62.5	ns
4,5	Clock Rise and Fall Times	tCr tCf	=	10 10	_	10 10	_	5 5	_	5 5	ns

\*These specifications represent an improvement over previously published specifications for the 8-, 10-, and 12.5-MHz MC68000 and are valid only for product bearing date codes of 8827 and later



NOTE Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 6. Clock Input Timing

## APPENDIX B

## 68000 Instruction Set

## INSTRUCTION SET DETAILS

This appendix contains detailed information about each instruction in the M68000 instruction set. Instruction descriptions are arranged in alphabetical order with the mnemonic heading set in large bold type for easy reference.

## **B.1 ADDRESSING CATEGORIES**

Effective address modes can be categorized by the ways in which they are used. The following classifications are used in the instruction definitions.

Data	If an effective address mode is used to refer to data operands, it is con- sidered a data addressing effective address mode.
Memory	If an effective address mode is used to refer to memory operands, it is considered a memory addressing effective address mode.
Alterable	If an effective address mode is used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.
Control	If an effective address mode is used to refer to memory operands without associated sizes, it is considered a control addressing effective address mode.

Table B-1 shows the categories of each of the effective address modes.

Address Modes	Mode	Register	Data	Memory	Control	Alterable	Assembler Syntax
Data Register Direct	000	reg. no.	х	-	-	х	Dn
Address Register Direct	001	reg. no.	_	-	-	х	An
Address Register Indirect Address Register Indirect	010	reg. no.	х	х	x	х	(An)
with Postincrement Address Register Indirect	011	reg. no.	×	×	-	×	(An) +
with Predecrement	100	reg. no.	X	X	- 1	X	- (An)
Address Register Indirect with Displacement	101	reg. no.	x	x	X	×	(d <sub>16</sub> ,An) or d <sub>16</sub> (An)
Address Register Indirect with Index	110	reg. no.	x	х	x	x	(dg,An,Xn) or dg(An,Xn)
Absolute Short	111	000	х	х	X	x	(xxx).W
Absolute Long	111	001	х	х	X	х	(xxx).L
Program Counter Indirect with Displacement	111	101	x	х	x	_	(d <sub>16</sub> ,PC) or d <sub>16</sub> (PC)
Program Counter Indirect with Index	111	011	x	x	x	-	(dg,PC,Xn) or dg(PC,Xn)
Immediate	111	100	х	Х	-	_	#(data)

Table B-1. Effective Address Mode Categories

These categories can be combined to define additional, more restrictive classifications. For example, the instruction descriptions use such classifications as memory alterable and data alterable. Memory alterable memory refers to addressing modes that are both alterable and memory addresses. Data alterable refers to addressing modes that are both data and alterable.

## **B.2 INSTRUCTION DESCRIPTION**

The instruction descriptions in this section contain detailed information about the instructions. The format of these descriptions is shown in Figure B-1.

## **B.3 OPERATION DESCRIPTION DEFINITIONS**

The following notation is used in the instruction descriptions.


## OPERANDS

-		
	An	—Address register
	Dn	—Data register
	Rn	<ul> <li>Any data or address register</li> </ul>
	PC	-Program counter
	SR	-Status register
	CCR	-Condition codes (low-order byte of status)
	SSP	-Supervisor stack pointer
	USP	-User stack pointer
	SP	-Active stack pointer (equivalent to A7)
	Х	-Extend operand condition code
	N Z	-Negative condition code
	Z	-Zero condition code
	V	<ul> <li>Overflow condition code</li> </ul>
	С	-Carry condition code
	Immediate data	-Immediate data from the instruction
	d	<ul> <li>Address displacement</li> </ul>
	Source	-Source contents
	Destination	-Destination contents
	Vector	-Location of exception vector
	ea	-Any valid effective address

## SUBFIELDS AND QUALIFIERS

$\langle bit \rangle$ of $\langle operand \rangle$	Selects a single bit of the operand
((operand))	The contents of the referenced location
(operand)10	The operand is binary coded decimal; operations are to be performed in decimal
((address register)) - ((address register)) ((address register)) +	The register indirect operator, which indicates that the operand register points to the memory location of the instruction operand
#xxx or #(data)	Immediate data operand from the instruction

r		
INSTRUCTION NAME	ABCD	Add
OPERATION OESCRIPTION	Operation:	Source10 + Destination
ASSEMBLER SYNTAX FOR THIS INSTRUCTION	Assembler Syntax:	ABCD Dy,Dx ABCD – (Ay), – (Ax)
	Attributes:	Size = (Byte)
TEXT DESCRIPTION OF INSTRUCTION DPERATION		Adds the source opera s the result in the destinati rithmetic. The operands, ways:
		register to data register:
		nory to memory: The op mode using the address
	This oper	ation is a byte operation
CONDITION CODE EFFECTS ISEE APPENDIX A CONDITION CODE	Condition Cod x N · U	les: <sup>2</sup> v c <sup>•</sup> u •
	N Under Z Cleare V Undef	d if the result is non-zero
INSTRUCTION FORMAT SPECIFIES THE BIT PATTERN AND FIELDS OF THE OPERATION WORD AND ANY DIVER WORDS WHICH ARE PART OF THE INSTRUCTION THE EFFECTIVE ADORESS EXTEN- SIONS ARE NOT EXPLICITLY ILLUSTRATED THE ACTINNIANS INF THERE ARE ANY WOULD FOLLOW THE ILLUSTRATED PORTIONS OF THE INSTRUCTIONS FOR THE MOVE INSTRUCTION THE SOURCE	opera	nally the Z condition cod ation. This allows success sion operations.
OF THE INSTRUCTIONS FOR THE MOVE HEAD INCLUDE THE ADDREC EFFECTIVE ADDRESS EXTENSION IS THE FIRST, FOLLOWED BY THE DESTINATION EFFECTIVE ADDRESS EXTENSION	R M Field If R M - 0,	14         13         12         11         10           1         0         0         REGISTER Ry           D - Data Register to Data Register         Rx and Ry are Data Registers
MEANINGS AND ALLOWED VALUES OF THE VARIOUS FIELOS RE	Instruction Fie Register F If R M = If R M =	ly field — Specifies the d = 0, specifies a data regis = 1, specifies an address
	0 — th	<ul> <li>Specifies the operand e operation is data regist e operation is memory to</li> </ul>



## **BINARY OPERATIONS**

These operations are written (operand) (op) (operand), where (op) is one of the following:

•	The left operand is moved to the right operand
	The two operands are exchanged
+	The operands are added
-	The right operand is subtracted from the left operand
*	The operands are multiplied
	The first operand is divided by the second operand
1	The operands are logically ANDed
V	The operands are logically ORed
<	Relational test, true if the left operand is less than the right operand
>-	Relational test, true if the left operand is greater than the right operand
shifted by	The left operand is shifted or rotated by the number of positions specified
rotated by	by the right operand

## UNARY OPERATIONS

~(operand)	The operand is logically complemented
(operand)sign extended	The operand is sign extended; bits equal to the high-order bit
	of the operand are inserted to extend the operand to the left
(operand)tested	The operand is compared to zero; the condition codes are set
	to the result.

## **OTHER OPERATIONS**

TRAP	Equivalent to: SSP - 2 $\Rightarrow$ SSP; format/offset word $\Rightarrow$ (SSP); SSP - 4 $\Rightarrow$ SSP; PC $\Rightarrow$ (SSP); SSP - 2 $\Rightarrow$ ; SR $\Rightarrow$ (SSP); (vector) $\Rightarrow$ PC						
STOP Enter the stopped state, waiting for interrupts							
if $\langle \text{condition} \rangle$ then $\langle \text{opendition} \rangle$	rations) else (operations); The condition is tested. If true, the operations after "then" are performed. If the condition is false and the optional "else"						

performed. If the condition is false and the optimal "else" clause is present, the "else" clause operations are performed. If the condition is false and the "else" clause is omitted, the instruction performs no operation.

The semicolon is used to separate operations and terminate the if/then/else operation.

ADD	5		ription: Adds the source operand to the destination operand using binary addition. and stores the result in the destination obtaion. The size of the destination as well as the operation may be source and which is the destination as well as the operation may be addian Codes:
Add	Source + Destination	Size = (Byte, Word, Long)	ription: Adds the source operand to the destination operand using bare and stores the result is the edistination location. The size of the operand size is the source and which is the destination as well as the operand size ifficin Codes:          x
ADD	Operation: Assembler Syntax:	Attributes:	Description: Adds: and stores the re- specified as byte- is the source and Condition Codes:
Add Decimal with Extend ABCD	Source10 + Destination10 + X ♦ Destination ABCD Dy,Dx ABCD (Ay), (Ax)	Size (Byte)	Applor: Adds the source operand to the destination operand along with the extend pinary order desmal antimetic. The operands, which he addition's Eportomed using the addressed in two different ways. B. Data register to data register the operands, which he predecrement addressed in two different ways. The anoty to memory. The operands are contained in the data register specified in the instruction. This operation is a byte operation only. This operation. This operation is a byte operation only. This operation. This operation is a byte operation only. This operation only. This operation is a byte operation only. This operation. This operation is a byte operation only. This operation is a byte operation only. The operation is a byte operation only. The operation is a period. This operation is a period. The operation is a period. <p< th=""></p<>
ABCD	Operation: Assembler Syntax:	Attributes:	Description: Adds binary coded dea be addressed in 1. Data regist 2. Memory to 2. Memory to 2. Memory to 2. Memory to 2. Memory to 2. Memory to 2. Memory to 4 Condition Codes: 2. X N 2 2. X N

358

Reprinted with permission of Motorola Inc.

ADDA				d stores	as word	peration				c						the des-		and need	rand and	odes are	Register	000	001	100			010	111	
AI				ster, ar	ecified	t the c				-	00RESS					Iways		000	all 32	ing m	å						-		
				ss regis	/ be sp	DIESS 0				ę	FECTIVE A					his is a			to a lor	iddress	Mode	111	111	Ξ			111	111	
				Adds the source operand to the destination address register, and stores	the result in the address register. The size of the operation may be specified as word	or rong. The entire destination address register is used regardless of the operation size.				4 2 2						Register field — Specifies any of the eight address registers. This is always the des-		ition: cies extended	UIT — Word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 hits.	111 - Long operation. Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:	Addressing Mode	W (xxx)	(xxx).L	#(data)			(d16.PC)	(dg.PC,Xn)	
Idress	ation			the des	e of the	register				~	OP-MODE					nt addr		e opera	rand is	source				- 1		_			
Add Address	Source + Destination  Destination ADDA (ea), An	1000	(Buo	e operand to	gister. The size	non address I				ø	EB		Operation	((ea)) + {(An)) + (An)		iny of the eigh	· ·	Up-Mode field — Specifies the size of the operation: 011 — Word operation The source operator is given	is performed	Specifies the	Register	reg_number:Dn	reg number An	reg. number An	reg number.An	reg. number.An	reg number.An	reg number.An	
	Destin: a∖, An	I prof	2004	source	ess rei	punsar				11	-		ð	((ea)) + (		cifies a	÷	ecifies	ration	ien. Id I.	Mode	000	001	010	110	100	101	110	
	Source + Desti ADDA (ea), An	Size - (Mord Lond)		Adds the	in the add	) anna an		les:	fed	<u> </u>	0	-	Word Long	111 110	ids:	ield - Spe	on.	Mord operation	the one	111 — Long operation. ffective Address field — allowed as shown:	Addressing Mode	Du	An	(An)	(An) +	- (An)	(d16.An)	(dg.An.Xn)	
ADDA	tion: bler c:			Description:	e result	ur iurig. 1 size.		Condition Codes:	Not affected	Instruction Format:	-		A application	0	Instruction Fields:	egister f	tination.	5-Mode		111 — 1 fective , allow	Addre						-	þ	
AD	Operation: Assembler Syntax:	Attributes.		Descri	€ 8	5 3		Condit	ž	Instruc					Instruc	Re	(	วั	-	Eff									
	_	_										_											•						
ADD	s are allowed	Register	000	001	100			010	011		able address	Register	000	001	ł			1	I	stination (ea)		nd ADDQ are	aticaliy make						
	mode	Mode	=	111				E	11		ry alter	Mode	Ξ	111	T		-	1	+	: the de		ADDI a	moine						
	mode: all addressing	Addressing Mode	(xxx).W	(xxx) L	#(data)			(d16.PC)	(dg.PC.Xn)		d, only memo	Addressing Mode	W(xxx)	(xxx).L	#\data)			(d16.PC)	(dg.PC,Xn)	a data register		Iress register.	ost assemblers						
	essing berand,	PA									operar	Ad								tion is		an add	ata. Inic						
Add	Effective Address Field — Determines addressing mode: a. If the location specified is a source operand, all addressing modes are allowed as shown:	Register	reg. number Dn	reg. number An	reg number An	reg. number An	reg. number An	reg number An	reg number.An		<li>b. If the location specified is a destination operand, only memory alterable address- ing modes are allowed as shown:</li>	Register	ł	ł	reg number An	reg number An	reg. number.An	reg. number An	reg number.An	otes: 1 The Dn mode is used when the destination is a data register: the destination (ea)	mode is invalid for a data register.	2. ADDA is used when the destination is an address register ADDI and ADDQ are	used when the source is immediate data. Niost assemblers automatically make this distinction						
	ld — De pecified	Mode	000	001	010	011	100	101	110		ecified are allo	Mode	1	1	010	011	100	101	110	w besu	for a da	hen the	source						
	Address Fiel e location sp as shown:	-							-	Ajuo Guo	nodes a	}	+	-				î		nde is	invalid t	used w	en the s						
	tive Addr If the loc. as st	Addressing Mode	ð	An*	( <b>A</b> n)	+ (UV) +	- (An)	(d16.An)	(dg.An,Xn)	Word and Long only	If the loca	Addressing Mode	5	An	(An)	+ (U) +	- (An)	(d16.An)	(dg.An,Xn)	s: The Dn m	mode is i	ADDA is	used when the this distinction						
ADD	Effect a. l									•	ف									Notes:	:	2.							
	nted with perr	nis	sio	n o	f M	loto	orol	a Ir	nc.																				359

## ADDI

Add Immediate

Immediate Data + Destination 

Destination Operation: Assembler

ADDI #(data),(ea) Syntax: Size = (Byte, Word, Long) Attributes:

Adds the immediate data to the destination operand, and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size. Description:

## Condition Codes:



- XZN>U
- Set the same as the carry bit Set if the result is negative. Cleared otherwise Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise. Set if a carry is generated. Cleared otherwise.

## Instruction Format:

Þ		ER		
-	SS	REGISTER		
2	AODRE		15	
2	FECTIVE		(8 BIT	
-	1	MODE	BYTE DATA (8 BITS)	
n			8	
٥		u.		
~	C13C	10		
10	4	>		
'n		-		
2	-	-	(S)	
-	-	5	A (16 BI)	
71	-	-	IRO DATA (1)	
2	-		WO	
-	-	5		
2		5		

## Instruction Fields:

Size field — Specifies the size of the operation: 00 — Byre operation 01 — Word operation 10 — Long operation

- Long operation

## ADDI ADDI

Add Immediate

ADDI

Only data alterable addressing modes are allowed as shown: Effective Address field -- Specifies the destination operand

Addressing Mode Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	reg number.Dn	W (xxx)	111	000
An	I	I	(×××).L	111	001
(An)	010	reg number An	# (data)	I	T
(An) +	011	reg number.An			
- (An)	100	reg number An			
(d16.An)	101	reg number.An	(d16.PC)	1	I
(dg,An,Xn)	110	reg number An	(dg,PC,Xn)	I	I

Immediate field — (Data immediately following the instruction): If size = 00, the data is the low order byte of the immediate word If size = 01, the data is the entire immediate word If size = 10, the data is the next two immediate words

ADDQ

## Add Quick

Immediate Data + Destination 
Destination Operation:

ADDQ #(data),(ea)

Assembler Syntax: Size (Byte, Word, Long) Attributes:

ciption: Adds an immediate value of 1 to 8 to the operand at the destination lo-cation. The size of the operation may be specified as byte, word, or long. Word and long operations are also allowed on the address registers. When adding to address registers, the condition codes are not altered, and the entire destination address reg-ister is used regardless of the operation size. Description:

## Condition Codes:

J	•
>	•
2	•
z	·
×	•

- X Set the same as the carry bit N Set if the result is negative. Cleared otherwise. Z Set if the result is zero. Cleared otherwise. V Set if an overflow occurs. Cleared otherwise. C Set if a carry occurs. Cleared otherwise.

The condition codes are not affected when the destination is an address register.

## Instruction Format:

2 1 0	A00RESS	REGISTER
3	FFECTIVE	
-		MODE
s,		
9	CITE	
~		2
80	4	-
6		
0	ATA C	DATA
=		
12		-
13	4	-
Ŧ		-
15		-

## Instruction Fields:

Data field — Three bits of immediate data, 0-7 (with the immediate value 0 representing

a value of 8).

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation 10 — Long operation

## ADDQ ADDQ

Add Quick

ADDQ

Effective Address field - Specifies the destination location Only alterable addressing modes are allowed as shown:

Dn	An	An	An	An	An	Δu
reg. number	reg. number	reg. number.	reg number	reg number.	reg. number	tea number An
000	001	010	011	100	101	110
Dn	An*	(An)	(An) i	(An).	(d16.An)	(do An Xn)
		000	000 001 010	000 001 010 011	000 001 010 011	000 001 011 100 110

\*Word and Long only 0

Addressing Mode	Mode	Register
W (xxx)	111	000
(xxx) (	111	001
#(data)	i	
(d16.PC)	1	1
(dg,PC,Xn)	1	I

## ADDX

Add Extended

## ADDX ADDX

Add Extended

If R/M = 1, specifies an address register for the predecrement addressing mode

Size field — Specifies the size of the operation:

00 — Byte operation 01 — Word operation 10 - Long operation

Register Rx field — Specifies the destination register.

Instruction Fields:

If R/M = 0, specifies a data register

ADDX

Operation:

ADDX Dy,Dx ADDX - (Ay), - (Ax) Assembler Syntax: Size - (Byte, Word, Long) Attributes: cription: Adds the source operand to the destination operand along with the extend but and stores the result in the destination location. The operands can be addressed in two different ways: Description:

1. Data register to data register: The data registers specified in the instruction contain the operands.

2. Memory to memory: The address registers specified in the instruction address the operands using the predecrement addressing mode.

Register RV field — Specifies the source register: If R.M = 0, specifies a date register If R.M = 1, specifies an address register for the predecrement addressing mode

0 — The operation is data register to data register R/M field — Specifies the operand address mode:

1 — The operation is memory to memory

The size of the operation can be specified as byte, word, or long.

Condition Codes:

U . z ×

Set the same as the carry bit. Set if the result is negative. Cleared otherwise. XZN>U

Cleared if the result is non-zero. Unchanged otherwise

Set if an overflow occurs. Cleared otherwise. Set if a carry is generated. Cleared otherwise.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format

0	A By
	EGISTEP
2	8
e	R/M
-	0
ŝ	0
9	2
~	SIZE
80	-
n	ž
2	GISTER
-	BE
12	-
13	0
z	-
5	-

AND

## And Logical

Source A Destination 

Destination Operation:

(ea),Dn	Dn,(ea)
AND	AND
Assembler	Syntax:

Size = (Byte, Word, Long) Attributes: Performs an AND operation of the source operand with the destination operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The contents of an address register may not be used as an operand. Description:

## Condition Codes:



- Not affected Set if the most-significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise. Always cleared
- ×ZN>U
- Always cleared

## Instruction Format:

2 1 0	DORESS	REGISTER
e	FFECTIVE A	
-	-	MODE
ŝ	_	
ø		
~	00 11001	UL-MUDE
80		
6		5
2	Lou of	TENSIER
=	Ľ	
12		-
13	•	2
z	•	-
15		-

## Instruction Fields:

Register field - Specifies any of the eight data registers

## Long Word Op-Mode field --Byte

- Operation
- ((ea))∆((Dn)) ♦ Dn ((Dn))∆((ea)) ♦ ea 010 101 000

AND AND

## And Logical

AND

Effective Address field — Determines addressing mode: If the location specified is a source operand only data addressing modes are allowed as shown:

Addressing Mode Mode	Mode	Register	٩	Addressing Mode	Mode	Register	
Du	000	reg. number:Dn		W (xxx)	111	000	
An	1	-		(xxx).L	111	001	
(An)	010	reg. number:An		# (data)	111	100	
(An) +	011	reg. number:An					
- (An)	100	reg. number:An					
(d16.An)	101	reg. number:An		(d16,PC)	111	010	
(dg,An,Xn)	110	reg. number:An		(dg.PC.Xn)	111	011	

# If the location specified is a destination operand only memory alterable addressing modes are allowed as shown:

÷

Addressing Mode Mode	Mode	Register	Addressing Mode	Mode	Registe
D	I	I	W.(xxx)	111	000
An	1	1	(×××).L	111	00
(An)	010	reg. number.An	# (data)	I	1
+ ( <b>A</b> n) +	110	reg. number:An			
- (An)	100	reg. number: An			
(d16.An)	101	reg. number.An	(d16,PC)	1	1
(dg,An,Xn)	110	reg. number.An	(dg,PC,Xn)	1	1

## Notes:

- The Dn mode is used when the destination is a data register, the destination (ea) mode is invalid for a data register.
  - 2. Most assemblers use ANDI when the source is immediate data

## ANDI

## **AND Immediate**

Immediate Data \Destination 
Destination Operation:

ANDI #(data),(ea) Assembler Syntax

Size = (Byte, Word, Long) Attributes: cription Performs an AND operation of the immediate data with the destination operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The size of the immediate data matches the operation size. Description

## Condition Codes:

í	
J	0
_	_
1	
Z	•
z	•
×	-

- Not affected Set if the most-significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise. Always cleared Always cleared XZN>U

## Instruction Format

EFFECTIVE ADDRESS	MDOE REGISTER	YTE DATA (8 BITS)	
	W	BYTE	
1	217E		010 00: 0X00 0100
0			
-			101
0 0		(S)	
		A (16 BI)	
	-	/ORO DATA (10	
	-	W0.	
,	-		

## Instruction Fields:

Size field — Specifies the size of the operation: 00 — Byte operation 01 — Word operation 10 — Long operation

## ANDI ANDI

## **AND Immediate**

ANDI

Only data alterable addressing modes are allowed as shown: Effective Address field — Specifies the destination operand

Dn         D00         reg           An         -         -         -           (An)         010         reg         -           (An)+         011         reg         -           (An)+         011         reg         -           (An)+         100         reg         -           (An)         100         reg         -	reg number Dn (x reg number An eg number An (d	(xxx) W (xxx) L #(data) #(data)	11 1	000
110 red number An		1-2 00 11		

Immediate field — (Data immediately following the instruction): If size = 00, the data is the low order byte of the immediate word If size = 01, the data is the entire immediate words If size = 10, the data is the next two immediate words

AND Immediate to the Status Register to SR (Privileged Instruction)	If supervisor state then SourceASR ♦ SR else TRAP	ANDI #(data),SR	butes: Size = (Word) ziption: Performs an AND operation of the immediate operand with the contents of the status register and store the result in the status register. All implemented bits of the status register are affected.	des:	x     n     2     v     c       ·     ·     ·     ·     ·     ·       ·     ·     ·     ·     ·     ·       ·     ·     ·     ·     ·     ·       ·     ·     ·     ·     ·     ·       ·     ·     ·     ·     ·     ·       Cleared if bit 30 immediate operand is zero. Unchanged otherwise.     Cleared if bit 10 immediate operand is zero. Unchanged otherwise.       Cleared if bit 10 immediate operand is zero. Unchanged otherwise.       Cleared if bit 0 immediate operand is zero. Unchanged otherwise.       Cleared if bit 0 immediate operand is zero. Unchanged otherwise.       Is H     I     I     I       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·       ·     ·     ·     ·     ·
ANDI to SR	Operation:	Assembler Syntax:	Attributes: Description: of the sta of the sta	Condition Codes:	X Cleared if L X Cleared if L Z Cleared if L Z Cleared if D C Cleared if D C Cleared if D Instruction Format:
ANDI to CCR			and with the condition register.		ged otherwise. ged otherwise. ged otherwise. ged otherwise. ged otherwise.
AND Immediate to Condition Codes	Source ACCR & CCR	Size = (Byte)	Description: Performs an AND operation of the immediate operand with the condition codes and stores the result in the low-order byte of the status register. Condition Codes:		it 4 of immediate operand is zero. Unchan ati 3 of immediate operand is zero. Unchan it 2 of immediate operand is zero. Unchan it 1 of immediate operand is zero. Unchan
ANDI to CCR	Operation: Assembler Suntav:		Description: P codes and st Condition Codes:	z • × •	X Cleared if t N Cleared if t Z Cleared if D C Cleared if D C Cleared if D C Cleared if D Instruction Format:

## ASL, ASR

Arithmetic Shift

Operation:

ASd #(data).Dv ASd Dx, Dy Assembler Svntax:

where d is direction, L or R ASd (ea)

Size = (Byte, Word, Long) Attributes: ription: Arithmetically shifts the bits of the operand in the direction (L or R) spec-rified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways: Description:

2. Register — The shift count is the value in the data register specified in instruction Immediate — The shift count is specified in the instruction (shift range, 1-8).

modulo 64

The size of the operation can be specified as byte, word, or long. An operand in memory can be shifted one bit only, and the operand size is restricted to a word.

Bits shifted out of the high-order bit go to both the carry and the extend bits; zeros are shifted into the low-order bit. The overflow bit indicates if any sign changes occur For ASL, the operand is shifted left; the number of positions shifted is the shift count. during the shift.



For ASR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low-order bit go to both the carry and the extend bits; the signbit (MSB) is shifted into the high-order bit.



# ASL,ASR ASL,ASR

Arithmetic Shift

**ASL, ASR** 

## Condition Codes:



Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero.

×

Set if the most-significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Set if the most significant bit is changed at any time during the shift operation. Cleared otherwise. ZN>

C Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.

# Instruction Format (Register Shifts):



## Instruction Fields (Register Shifts):

If itr = 0, this field contains the shift count. The values 1-7 represent counts of 1-7; Count/Register field — Specifies shift count or register that contains the shift count. value of zero represents a count of 8.

If i/r = 1, this field specifies the data register that contains the shift count (modulo 64).

dr field — Specifies the direction of the shift

- 0 Shift right
- 1 Shift left
- Size field Specifies the size of the operation:
  - 00 Byte operation
    - 01 Word operation
      - 10 Long operation
- /r field:
- If i/r = 0, specifies immediate shift count If i/r = 1, specifies register shift count

Register field - Specifies a data register to be shifted

## Instruction Format (Memory Shifts):



## **ASL, ASR**

## **Arithmetic Shift**

Instruction Fields (Memory Shifts): dr field — Specifies the direction of the shift:

0 - Shift right 1 - Shift left

Only memory alterable addressing modes are allowed as shown: Effective Address field - Specifies the operand to be shifted

Addressing Mode Mode	Mode	Register
5	1	I
An	1	I
(An)	010	reg. number:An
(An) +	011	reg. number:An
- (An)	100	reg. number: An
(d16.An)	101	reg. number.An
(dg,An,Xn)	110	reg. number.An

e Mode Register	111 000	111 001	1		1	1
Addressing Mode	W (xxx)	(xxx).L	#(date)		(d16.PC)	(da.PC.Xn)

T T T T T

## Bcc **ASL, ASR**

**Branch Conditionally** 

If (condition true) then PC + d 
PC Operation:

Assembler Syntax:

Bcc (label)

Size = (Byte, Word) Attributes:

T

(PC) + displacement. The PC contains the address of the instruction word of the Bcc If the specified condition is true, program execution continues at location instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. Condition code cc specifies one of the following conditions: **Description:** 

C + Z N·U + N·U V V
0011 0110 0110 0101 0101 0001
low or same less than minus not equal plus overflow clear overflow set
VS C P M M L I S
$ \begin{array}{c} \overrightarrow{C} \\ C \\ N \\ N \\ N \\ V \\ V \\ \overline{C} $
0100 0101 0111 0111 0110 1111
carry clear carry set equal greater or equal frigh high less or equal
E±98558

## Condition Codes: Not affected

## Instruction Format:

0	Γ	
-		
2	IN	
e	ACEME	
4	IIT DISP	93
ŝ	ŝ	ENT =
9		PLACEN
2		BIT DIS
80		NT IF B
5	TIDN	LACEME
2	CDND	BIT DISP
=		16.
12	•	
13	-	
Z	-	
2	•	

## Instruction Fields:

Condition field — The binary code for one of the conditions listed in the table. 8-Bit Displacement field — Twos complement integer specifying the number of bytes

between the branch instruction and the next instruction to be executed if the condition is met.

16-Bit Displacement field — Used for the displacement when the 8-bit displacement field contains \$00.

## NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

## BCHG

## Test a Bit and Change

Operation:

BCHG #(data),(ea) BCHG Dn,(ea) Assembler Syntax

Size = (Byte, Long) Attributes: ription: Tests a bit in the destination operand and sets the Z condition code appropriately, then inverts the specified bit in the destination. When the destination is the destination is a memory location, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least-significant bit. The bit a data register, any of the 32 bits can be specified by the modulo 32-bit number. When number for this operation may be specified in either of two ways: Description:

1. Immediate — The bit number is specified in a second word of the instruction.


2. Register — The specified data register contains the bit number

## Condition Codes:



- Not affected
- Set if the bit tested is zero. Cleared otherwise. XZNYU
  - Not affected Not affected

# Instruction Format (Bit Number Dynamic, specified in a register):



Effective Address field - Specifies the destination location. Only data alterable ad-Instruction Fields (Bit Number Dynamic): Register field — Specifies the data register that contains the bit number dressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn*	000	reg number.Dn
An	I	I
(An)	010	reg number An
(An) +	011	reg number An
- (An)	100	reg number An
(d16.An)	101	reg number An
(dg.An.Xn)	110	reg number An
Long only. all others are byte only	rs are by	e oniv

Addressing Mode	Mode	Register
W.(xxx)	111	00
(xxx).L	111	100
# (data)	1	1
(d16.PC)	1	1
(dg.PC,Xn)	1	1

## BCHG

BCHG

Test a Bit and Change

## BCHG

# Instruction Format (Bit Number Static, specified as immediate data):

		_
OORESS	REGISTER	
ECTIVE A	_	MBER
ŧ	MODE	BIT NUP
-	-	
c	>	
•	>	0
	>	0
0		0
-		0
0		0
c	-	0
•	-	0
•	>	0
	C C C C C C C C C C C C C C C C C C C	FFECTIVE A00RE

# Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn*	000	reg number Dn
An	1	ł
(An)	010	reg. number:An
(An) +	011	reg. number An
- (An)	100	reg. number: An
(d16.An)	101	reg number An
(dg.An.Xn)	110	reg number.An

		and the second s
Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	100
#(data)	ł	1
(d16.PC)	1	1
(dg.PC.Xn)	I	1

Bit Number field — Specifies the bit number

"Long only: all others are byte only

BCLR	Test a Bit and Clear
Operation:	((bit number) of Destination) ♦ Z; 0 ♦ (bit number) of Destination
Assembler Syntax:	BCLR Dn,(ea) BCLR #(data),(ea)
Attributes:	Size (Byte, Long)
Description: propriately destination	ciption: Tests a bit in the destination operand and sets the Z con- propriately, then clears the specified bit in the destination. When a dat destination, any of the 32 bits can be specified by a modulo 32 bit in the specified by a modulo 32 bits can be specified by a modulo 32 bit in the specified by a modulo 32 bits can be specified by a modulo 32 bit in the specified by a modulo 32 bits can be specified by a modulo 32 bits in the specified by a

ndition code ap ata register is the number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two ways: 1. Immediate — The bit number is specified in a second word of the instruction.

2. Register — The specified data register contains the bit number.

## **Condition Codes:**



- Not affected
  - Not affected
- Set if the bit tested is zero. Cleared otherwise. × Z N > U
  - Not affected
    - Not affected

# Instruction Format (Bit Number Dynamic, specified in a register):



Instruction Fields (Bit Number Dynamic):

Register field - Specifies the data register that contains the bit number

## BCLR BCLR

Test a Bit and Clear

BCLR

Only data alterable addressing modes are allowed as shown: Effective Address field - Specifies the destination location

Addressing Mode Mode	Mode	Rey	Register	Addressing Mode	Mode	Register
Đn*	000	nu Day	reg number Dn	(жжя) W	111	000
An	i		1	(xxx) 1	111	100
(W)	010	nu Bai	reg number An	#sthata:	1	
(An) +	110	nu fiar	rey number An			
(Vu)	100	refi un	rey number An			
(d18-An)	101	nu Bas	reg number An	(d16.PC)	X	
(dg.An.Xn)	110		reg number An	(du.PC,Xn)	1	

# Instruction Format (Bit Number Static, specified as immediate data):

		_	
0			
-	SS	HIGISTHE	
2	WORK IN		
3	1 CTU		BIT NUMBER
٠	=	MON	011 N
ø			
9	0		
~	-		
-			0
0			
92	0		0
=	-		0
15	0		0
61	0	0	
Ŧ	0		0
19			0

# Instruction Fields (Bit Number Static):

Only data alterable addressing modes are allowed as shown. Effective Address field - Specifies the destination location

Register 000 100

Mode Ξ

Mode

Addressing Mode	Mode		Register		Addressing
Da*	000	Dat	reg mumber Do	Đ	V (***)
٩n					(xxx)
(WU)	010	0.01	nA redmini Dar	٩u	# cdata
+ (VV)	011	6	reg number An	An	
(VU)	100	ĥai	reg number An	An	
(IIV.91p)	101	ຄືສະ	reg number An	٩u	(010-00
(rlg, An, Xn)	110	6a)	reg number An	٨n	(dh.PC.)

(1) 3

Bit Number field — Specifies the bit number

## BKPT

## Breakpoint

Operation: Execute breakpoint acknowledge bus cycle: Trap as illegal instruction

Assembler Syntax:

BKPT #(data)

Attributes: Unsized

Description: This instruction is used to support the program breakpoint function for debug monitors and reachance enulators, and the operation will be dependent on the implementation. Execution of this instruction will cause the MC88010 to run a preappoint actionwielder bus cycle (all function codes driven high) and zeros on all address lines. Whether the breakpoint acknowledge bus cycle is terminated with DTACK. BERR, or VPA, the processor always takes an llegal instruction exception. During exception processing, a debug monitor can distinguish eight different software breakpoints by decoding the field in the BMPT instruction. For the MC68000, MC68HC000, and MC68008, this instruction causes an illegal instruction exception but does not run the breakpoint acknowledge bus cycle.

## Condition Codes: Not affected

INNI GILGCIER

## Instruction Format

•	
-	VECTOR
~	
~	-
-	0
s	0
9	-
-	0
00	0
n	0
2	0
=	-
12	0
13	0
ž	-
15	0

## Instruction Fields

Vector field — Contains the immediate data, a value in the range of 0-7. This is the breakpoint number.

## **BKPT BRA**

Branch Always

BRA

PC + d  PC	BRA (label)	Size = (Byte, Word)
Operation:	Assembler Syntax:	Attributes:

Description: Program execution continues at location (PC) + displacement. The PC contains the address of the instruction word of the BRA, instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used.

## Condition Codes: Not affected

## Instruction Format:

•		
-		
~	5	
m	LACEMEN	
-	<b>BIT DISPI</b>	200
s	ŝ	ENT -
9		ISPLACEM
2		8-BIT D
80	0	AENT IF I
6	•	PLACEN
10	•	BIT DIS
=	•	91
12	0	
13	-	
14	-	
15	0	

## Instruction Fields:

B. Bit Displacement field — Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed. Te.Bit Displacement field — Used for a larger displacement when the 8-bit displacetion.

ment is equal to \$00.

## NOTE

A branch to the immediately following instruction automatically uses the 16bit displacement format because the 8-bit displacement field contains 500 (zero offset).

BSET

Set	
and	
Bit	
Test	

~((bit number) of Destination) 
Q I (bit number) of Destination Operation:

BSET Dn,(ea) BSET #(data),(ea) Assembler Syntax:

Size = (Byte, Long) Attributes: Tests a bit in the destination operand and sets the Z condition code appropriately. Then sets the specified bit in the destination operand. When a data register is the destination, any of the 32 bits can be specified by a modulo 32-bit number. When a memory location is the destination, the operation is a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least-significant bit. The bit number for this operation can be specified in either of two ways: Description:

Immediate — The bit number is specified in the second word of the instruction.
 Register — The specified data register contains the bit number.

## Condition Codes:



- Not affected Not affected Set if the bit tested is zero. Cleared otherwise. Not affected Not affected XZNDU

# Instruction Format (Bit Number Dynamic, specified in a register):

		٦
_		REGISTER
	ESS	REG
~	AOOF	
2	CTIVE	
•	EFF	MODE
n		
o		-
-		-
80		-
57		_
P	or otone	HEUISIEH
5		
12		-
13		•
14		•
15	-	

## BSET

## BSET

Test a Bit and Set

BSET

# Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register that contains the bit number Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	reg number.Dn	(xxx).W	111	000
An	1	I	(xxx) L	111	001
(An)	010	reg number.An	# (data)	1	1
+ ( <b>A</b> n) +	110	reg number.An			
- (An)	100	reg number.An			
(d16.An)	101	reg number An	(d16.PC)	I	I
(dg,An,Xn)	110	reg. number: An	(dg.PC,Xn)	1	1
"Long only: all others are byte only	are byte only				

-----

# Instruction Format (Bit Number Static, specified as immediate data)



# Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addre
Dn*	000	reg number:Dn	
An	-	1	
(An)	010	reg. number:An	
(An) +	110	reg. number.An	
- (An)	100	reg. number An	
(d16.An)	101	reg. number An	
(dg.An.Xn)	110	reg number An	p
"Long only all others are hyte only	re hyte only		

Addressing Mode	Mode	Register
W (xxx)	111	000
(xxx) L		100
#(data)	1	1
(d16.PC)	I	I
(dg.PC,Xn)	Ι	1

Bit Number field — Specifies the bit number

371

## BSR

Branch to Subroutine

SP-4 SP: PC (SP); PC+d PC Operation

BSR (label) Assembler Syntax:

Size = (Bvte, Word) Attributes: Pushes the long word address of the instruction immediately following the BSR instruction onto the system stack. The PC contains the address of the instruction word plus two. Program execution then continues at location (PC) + displacement. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC to the destination PC. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. Description:

Condition Codes:

Not affected

## Instruction Format:

	8-BIT DISPLACEMENT	BIT DISPLACEMENT = \$00
-		8-BIT [
ю	-	IENT IF
n	0	PLACEN
2	•	BIT DIS
=	0	16
12	•	
13	-	
14	-	
15	0	
	harris	

## Instruction Fields

8-Bit Displacement field --- Twos complement integer specifying the number of bytes 16-Bit Displacement field — Used for a larger displacement when the 8-bit displacebetween the branch instruction and the next instruction to be executed ment is equal to \$00

## NOTE

bit displacement format because the 8-bit displacement field contains \$00 (zero offset). A branch to the immediately following instruction automatically uses the 16-

## BTST BSR

Test a Bit

BTST

- {{bit number} of Destination} & Z; Operation:

BTST #(data),(ea) BTST Dn.(ea) Assembler Syntax:

Size = (Byte, Long) Attributes:

- propriately. When a data register is the destination, any of the 32 bits can be specified Tests a bit in the destination operand and sets the Z condition code apis a byte operation, and the bit number is modulo 8. In all cases, bit zero refers to the least significant bit. The bit number for this operation can be specified in either of two by a modulo 32 bit number. When a memory location is the destination, the operation Description: ways:
  - 1. Immediate The bit number is specified in a second word of the instruction. 2. Register — The specified data register contains the bit number.

## Condition Codes:



- Not affected Not affected ×ZN>
- Set if the bit tested is zero. Cleared otherwise.
  - Not affected
    - Not affected J

Instruction Format (Bit Number Dynamic, specified in a register):



							-			CIECK PROVIDER AGAINST DOUDLOS			5
truction Registe	Instruction Fields (Bit Number Dynamic): Register field – Specifies the data re Ffractive Address field – Scartins	umber ecifies	uction Fields (Bit Number Dynamic): Begister fields (Bit Aumber Dynamic): Begister field — Specifies the date register that contains the bit number Address Addression	hat contains tination locs	the bit r	number Nv. data	addressino	Operation:	If Dn < 0 or	lf Dn < 0 or Dn > Source then TRAP	TRAP		
mode	modes are allowed as shown:	ed as sl	inwor					Assembler					
¥	Addressing Mode	Mode	Register	Addressing Mode	-	Mode	Register	Syntax:	UHK (ea), Un	_			
	Dn.	000	reg. number.Dn	M (***)		111	000	Attributes:	Size = (Word)	rd)			
	An	I	1	(×××).L		111	001						
L	(An)	010	reg. number.An	# (data)		111	100	Description:	Compares ti	he value in the data	Compares the value in the data register specified in the instruction to zero	the instr	uction t
	(An) +	011	reg. number.An					and to the	ne upper bout	the rective addres	and to the upper bound (effective address operand). The upper bound is a twos	per bou	nd is a
	(An)	100	reg. number.An					bound. a	CHK instructio	bound, a CHK instruction excention, vector number 6, occurs	comprement integer: in the register value is less titlati zero or greater than the upper bound, a CHK instruction excention, vector number 6, occurs	reater tr	ant ne
	(d16.An)	101	reg number.An	(d16.PC)	-	111	010						
	(dg.An.Xn)	110	reg number An	(dB.PC.Xn)	-		011	Condition Codes:	des:				
°1.	*Long only; all others are byte only	rs are byt	y only					- H	H	0			
truction	Format (Bit I	Numbe	Instruction Format (Bit Number Static, specified as immediate data):	as immediat	te data):			1					
15	14 13 1	11 11	10 9 8	1 6 5	•	3 2	0 1		Not affected				
•	0 0	-	0 0 0	0	EFFE	EFFECTIVE ADORESS	ESS		Dn < 0; clear	ed if Dn > effective	Set if Dn < 0; cleared if Dn > effective address operand. Undefined otherwise. Undefined	ndefinec	otherv
G	-	-	-	-	RIT NIIMBER	RFR	ROUGICH	V Undefined	fined				
Fffectiv	Instruction Fields (Bit Number Static): Fificative Address field — Specifi	umber	es the	tination loca	tion. Or	ulv data	addressing		fined rmat:				
mode	modes are allowed as shown	ed as sh	:uwo				D	51	14 13 12	11 10 9 8	7 6 5 4	3	2 1
A	Addressing Mode	Mode	Register	Addressing Mode	+-	Mode	Register	0	1 0 0	REGISTER	1 0 MODE	EFFECTIVE ADDRESS IE   REG	ORESS REGISTER
-	Du	000	reg number Dn	W (xxx)	+	111	000	Instruction Fields:	elds:				
	An	1	1	(xxx).L		111	001	Register	field - Specifi	es the data register	Register field — Specifies the data register that contains the value to be checked	lue to bi	e checke
	(An)	010	reg number.An	#(data)		1	I	Effective	Address field	- Specifies the upr	Effective Address field — Specifies the upper bound operand Only data addression	Only da	a addre
	(An) +	011	reg. number. An					modes	modes are allowed as shown	s shown:			
_	(An)	100	reg number:An		-			Addr	Addressing Mode Mode	de Register	Addressing Mode	Mode	Register
	(d16.An)	101	reg number An	(d16.PC)	+	E	010		Dn 000	0 reg. number.Dn	(XXX) W	111	000
	(dg.An,Xn)	110	reg number An	(dB,PC,Xn)	-	=	011		An –	1	(xxx).L	E	001
Die Muss	abor field	Coorie	Dit Number field — Seccifies the hit sumber						(An) 010	0 reg. number An	# (data)	11	100
		obecii							(An) + 011	1 reg. number An			
									(An) 100	0 reg. number.An		1	
									(d16-An) 101	1 reg. number.An	(d16.PC)	111	010
								6	(dg,An,Xn) 110	0 reg. number An	(da,PC,Xn)	111	011

Reprinted with pe ermission of N

### CLR

# Clear an Operand

0 
 Destination Operation:

CLR (ea) Assembler Syntax: Size = (Byte, Word, Long) Attributes: Clears the destination operand to zero. The size of the operation may be Description: Clears up destinations specified as byte, word, or long.

## Condition Codes:

-	1
•	
0	
-	
0	
	- 0 1 0 0

- Not affected
- Always cleared
- Always set XZN>U
- Always cleared Always cleared

## Instruction Format:

2	ADORESS	REG
e	FFECTIVE	
4		MODE
ŝ	-	
	C. TE	171
2	Ľ	<i></i>
80	-	>
5		-
01	•	-
=	•	•
12	4	-
13	4	-
14	-	-
15	9	•

### Instruction Fields:

Size field - Specifies the size of the operation

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Register

Mode 111 111 1

80 60

1

Addressing Mode	W (XXX)	(жкж).Ц	# (data)			(d16,PC)	(dg,PC,Xn)
Register	reg number Dn	1	reg number An	reg number.An	reg number An	reg number An	reg number An
Mode	000	I	010	011	100	101	110
Addressing Mode	Dn	An	(An)	(An) +	- (An)	(d16.An)	(dg.An.Xn)

### NOTE

1

In the MC68000, MC68HC000, and MC68008 a memory destination is read before it is cleared.

### CMP CLR

Compare

CMP

Destination - Source & cc Operation:

CMP (ea), Dn Assembler Syntax: Size = (Byte, Word, Long) Attributes: zription: Subtracts the source operand from the destination data register and sets the condition codes according to the result; the data register is not changed. The size of the operation can be byte, word, or long. Description:

### Condition Codes:

<u>ں</u> x N Z V

- XZN>U
- Not affected Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow occurs. Cleared otherwise. Set if a borrow occurs. Cleared otherwise.

## Instruction Format:

0

REGISTER

2 1 0	DDRESS	REGISTER
3	FFECTIVE A	_
4	ű	MODE
\$		
9		
1		UP-MUUE
80		
6		
0		REGISTER
=		
12		-
13		-
14		0
15		-
	_	

Instruction Fields: Register field — Specifies the destination data register Op-Mode field —

Operation Long Word Byte

((Dn)) - ((ea)) 010 001 00

CMPI						operand and sets the	size of the immediate						4 3 2 1 0 Effective address Mdde Register Bytt data (8 Bits)		
Compare Immediate	Destination – Immediate Data	CANDI #Videon Vana	CMILL # (data) (ca)	Size = (Byte, Word, Long)		cuption: Subtracts the immediate data from the destination operand and sets the condition codes according to the result: the destination location is not channed. The	size of the operation may be specified as byte, word, or long. The size of the immediate	data matches the operation size.	88:		Not affected Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow occurs. Cleared otherwise. Set if a borrow occurs. Cleared otherwise.	mat:	13         12         11         10         9         8         7         6         5         4           0         0         1         1         0         0         5555         MOO           WOOD DATA (16 BITS)         BTLS         BTLS         BTLS         BTLS         BTLS	LONG DATA (32 BITS)	uction Fields: Size field — Specifies the size of the operation: 00 — Byte operation 10 — Long operation
CMPI	Operation:	Assembler	officer.	Attributes:		uescription : condition o	size of the	data match	Condition Codes:	x	X Not affected N Set if the res Z Set if the res V Set if an ove C Set if a borro	Instruction Format:	15 14		Instruction Fields: Size field — S 00 — Byte c 01 — Word 10 — Long d
CMPA	g modes are	Register	000	001	100			010	011						
•	ddressin	Mode	111	111	111			111	111						
ress	Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:	Addressing Mode	(xxx) W	(xxx).L	# (data)			(d16.PC)	(dg.PC,Xn)						
Compare Address	Specifies the sou	Register	reg number.Dn	reg. number An	reg number.An	reg. number.An	reg number.An	reg number.An	reg number:An			-			
	field –	Mode	000	001	010	011	100	101	110						
Aq	fective Address fie allowed as shown:	Addressing Mode	Dn	An	(An)	(An) +	- (An)	(d16.An)	(dg.An.Xn)						
CMPA	Effe												Poprintr	ad w	ith permission o

mory CMPM					Enption: Subtracts the source operand from the destination operand and sets the condition codes according to the results: the destination location is not channed. The	operands are always addressed with the postincrement addressing mode, using the	address registers specified in the instruction. The size of the operation may be specified as byte, word, or long.	x       Not affected         x       Set if the result is reco. Cleared otherwise.         x       Set if a noverflow is generated. Cleared otherwise.         x       Set if a noverflow is generated. Cleared otherwise.         x       Set if a noverflow is generated. Cleared otherwise.         x       Set if a lor overflow is generated. Cleared otherwise.         x       Set if a lor overflow is generated. Cleared otherwise.         x       Set if a lor overflow is generated. Cleared otherwise.         x       Set if a lor overflow is generated.         x       Set if a lor overflow is	10 — Long operation Register AV field – Jalways the source) Specifies an address register in the postin- crement addressing mode
Compare Memory	Destination — Source • cc	CMPM (Ay) + ,(Ax) +	Size = (Byte, Word, Long)		Subtracts the source operand tr codes according to the results: the	are always addressed with the po	address registers specified in the instruction. as byte, word, or long.	X Not affected X Not affected Set if the result is regaive. Cleared otherwise. X Set if the result is regaive. Cleared otherwise. X Set if an overflow is generated. Cleared otherwise. X Set if a borrow is generated. Cleared otherwise. C D Word operation.	10 — Long operation egister Ay field — (always the source) Sp crement addressing mode
CIMPIM	Operation: Assembler	Syntax:	Attributes:		uescription: condition o	operands	address re as byte, w	x     Not affected       x     Not affected       x     Not affected       x     Set if the ref       z     Set if a nov       c     Set if a nov       not     Set if a nov       not     Instruction Fields:       infincemental     Nord of       not     O       not     Nord of       not     Nord of	10 — Lo Register A crement
CINIPI	a addressing	000	001	I			010		
	Only dat	E	111	1		-	111		
iate	ation operand. (	W (xxx)	(xxx) L	#(data)			(d16.PC) (d8.PC,Xn)	the instruction) word are words are words	
Immedi	e destin	T						ilowing byte of mediate immedi immedi	
Compare Immediate	Specifies the nown:	reg. number.Dn	1	reg. number An	reg. number An	reg. number An	reg. number An reg. number An	mediately fi he low order he entire im he next two he next two	
	eld — ed as sh		1	010	110	100	101	Data in lata is t lata is t lata is t lata is t	
CIMPI	Effective Address field — Specifies the destination operand. Only data addressing modes are allowed as shown: Addressing Mode Teamine Addressing Mode Families Addressing Mode Families	Ō	An	(An)	(An) +	- (An)	(d16.An) (d8.An,Xn)	Immediate field — (Data immediately following the instruction): If size = 0, the data is the low order byte of the immediate word is size = 10, the data is the next two immediate word if size = 10, the data is the next two immediate words	

	DBcc	Test Condition, Decrement, and Branch	DBcc	DBcc	Test Condition, Decrement, and Branch
_	Operation:	If condition false then $(Dn = 1 \bullet Dn;$		Instruction Fields:	
		If $Dn \neq -1$ then PC + d $\neq$ PC)		Condition field Register field	Condition field — The binary code for one of the conditions Register field — Specifies the data register used as the court
	Assembler Syntax:	DBcc Dn,(label)		Displacement f	Displacement field — Specifies the number of bytes to bran
				Notes:	
	Attributes:	Attributes: Size = (Word)		1. The terminating	<ol> <li>The terminating condition is similar to the UNTIL loop clause:</li> </ol>
		; ; ; ;		For example: [	For example: DBMI can be stated as "decrement and branc
	Description:	Description: Controls a loop of instructions. The parameters are: a condition code, a	n code, a	<ol><li>Most assemble</li></ol>	<ol><li>Most assemblers accept DBRA for DBF for use when only a c</li></ol>

dition (for termination); if it is true, no operation is performed. If the termination condition is not true, the low-order 16 bits of the counter data register are decremented by one. If the result is -1, execution continues with the next instruction. If the result is not equal to -1, execution continues at the location indicated by the current value of the PC plus the sign-extended 16-bit displacement. The value in the PC is the address of the instruction word of the DBcc instruction plus two. The displacement is a twos complement integer that represents the relative distance in bytes from the current PC data register (counter), and a displacement value. The instruction first tests the conto the destination PC.

Condition code cc specifies one of the following conditions:

-	1-N + 1-N	z	z	z	-	>	>	
0011	1101	1011	0110	1010	0000	1000	1001	
low or same	less than	minus	not equal	plus	always true	overflow clear	overflow set	
rs	5	ž	۳	۲	+	Š	VS	
CI	c	2	0	N-V + N-V	Z•V•V + Z•V•N	C•Z	$Z + N \cdot V + \overline{N} \cdot V$	
0100	0101	0111	0001	1100	1110	0010	1111	
carry clear	carry set	equal	never equal	greater or equal	greater than	high	less or equal	
ខ	S	G	u.	3	GT	Ŧ	٣	

### Condition Codes: Not affected

Instruction Format:

۰		
-	REGISTER	
2	[	
3	-	
*	•	
ş	•	
9	-	917SI
1	-	NT (16 (
80		LACEME
6	TION	DISP
9	COND	
:		
	_	
13	~	
13 12	*	
14 13 12	1 0 1	
15 14 13 12	0 1 0	

 $\square$ 

the conditions listed in the table sed as the counter of bytes to branch

DBcc

- Tit. loop clauses of high-level languages. ment and branch until minus".
  - e when only a count terminates the loop (no condition is tested).
- loop by branching directly to the trailing DBcc instruction, the control count should equal the loop execution count. In this case if a zero count occurs, the DBcc instruction does not branch, and the main loop is not executed. A program can enter a loop at the beginning or by branching to the trailing DBcc and dynamically specified bit operations. In this case, the control index count must be one less than the desired number of loop executions. However, when entering a instruction. Entering the loop at the beginning is useful for indexed addressing modes e,

Reprinted	with	permission	of	Motorola	Inc.
-----------	------	------------	----	----------	------

DIVS

Signed Divide

Destination/Source 

Destination Operation:

32/16 | 16r:16q DIVS.W (ea),Dn Assembler Syntax:

Size = (Word) Attributes:

stores the signed result in the destination. The instruction divides a long word by a word. The result is a quotient in the lower word (least-significant 16 bits) and the Divides the signed destination operand by the signed source operand and remainder is in the upper word (most-significant 16 bits) of the result. The sign of the remainder is the same as the sign of the dividend. Description:

Iwo special conditions may arise during the operation:

- 1. Division by zero causes a trap
- 2. Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the operands are unaffected.

## Condition Codes:



- X Not affected N Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero occurs.
  - Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide by zero occurs. N
    - V Set if division overflow occurs; undefined if divide by zero occurs. Cleared otherwise.
      - C Always cleared

# Instruction Format (word form):

0		ER
-	ESS	REGISTER
2	ADDRI	
e	FECTIVI	
4	Ξ	MODE
ŝ		
9		-
~		-
80		-
6		
10		HEGISIEN
=		
12		₽
13		
14		•
15		-

### DIVS

### DIVS

Signed Divide

## Instruction Fields:

Register field — Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

egister 8 100

100

Addressing Mode Mode	Mode	Register	Addressing Mode Mode	Mode	~
5	000	reg. number:Dn	 W (xxx)	111	
An	I	1	 (xxx).L	111	
(An)	010	reg. number.An	#(data)	111	
( <b>A</b> n) +	011	reg. number.An			
- {An}	100	reg. number.An			
(d16.An)	101	reg. number:An	(d16.PC)	111	
(dg,An,Xn)	110	reg. number.An	(dg,PC,Xn)	111	

#### NOTE

010

tion checks for overflow at the start of execution. If the upper word of the dividend is greater than or equal to the divisor, the overflow bit is set in the condition Overflow occurs if the quotient is larger than a 16-bit signed integer. The instruccodes, and the instruction terminates with the operands unchanged.

DIVS

### DIVU

**Unsigned Divide** 

Destination/Source 

Destination Operation:

32/16 \$ 16r:16q DIVU.W (ea),Dn Assembler Syntax:

Size = (Word) Attributes: cription: Divides the unsigned destination operand by the unsigned source operand and stores the unsigned event, in the destination. The instruction divides a long word by a word. The result is a quotient in the lower word (least-significant 16 bits) and the remainder is in the upper word (most significant 16 bits) of the result. Description:

Two special conditions may arise during the operation:

2. Overflow may be detected and set before the instruction completes. If the instruction detects an overflow, it sets the overflow condition code, and the op-Division by zero causes a trap ÷

Condition Codes:

erands are unaffected.

0 X N Z V - - - - -

Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero occurs. X Not affected
 N Set if the quot

Z Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide by

zero occurs. V Set if division overflow occurs; undefined if divide by zero occurs. Cleared otherwise.

Always cleared U

Instruction Format (word form)

• REGISTER 4 3 2 1 EFFECTIVE AODRESS MODE ŝ ø TYPE 60 ъ REGISTER 9 = 21 0 0 13 2 0 15

### DIVU DIVU

**Unsigned Divide** 

DIVU

Register field — Specifies any of the eight data registers. This field always specifies the destination operand Instruction Fields:

Effective Address field - Specifies the source operand. Only data addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Address
6	000	reg. number Dn	xx)
An	1	1	(x)
(An)	010	reg. number:An	## (c
(An) +	011	reg number:An	
(An)	100	reg. number An	
(d16.An)	101	reg. number An	(d1
(dg.An.Xn)	110	reg. number An	(d8.F

iter		-				
Register	0	001	100		010	
Mode	111	111	111		111	
Addressing Mode	W (xxx)	(xxx).L	#(data)		(d16.PC)	

#### NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer. The instruction checks for overflow at the start of execution. If the upper word of the dividend is greater than or equal to the divisor, the overflow bit is set in the condition codes, and the instruction terminates with the operands unchanged.

EOR

**Exclusive OR Logical** 

Operation:

EOR Dn.(ea) Assembler Syntax: Size = (Byte, Word, Long) Attributes: ription: Performs an exclusive OR operation on the destination operand using the source operand and stores the result in the destination location. The size of the operation may be specified to be byte, word, or long. The source operand must be a data register. The destination operand is specified in the effective address field. Description:

Condition Codes:

1	-
J	0
~	0
z	•
z	·
×	1

- Not affected Set if the most-significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- xzN>0

  - Always cleared Always cleared

Instruction Format (word form):

-			_		EFFECTIVE	AOORESS
-	_	HEGISTEH		UP MUUE	 MODE	REGISTER

instruction Fleids:

Register field - Specifies any of the eight data registers Op-Mode field --

Long Word Byte

((ea)) 
((Dn)) 
(ea) Operation 110 101

100

**Exclusive OR Logical** 

EOR

EOR

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	rog. number Dn	(×××) W	111	000
An	1	I	(xxx).L	111	001
(An)	010	rog number An	#(date)	1	
(An) +	110	reg number An			
(An)	100	reg number An			
(d16.An)	101	reg. number An	(d16.PC)	1	I
(dg.An.Xn)	110	reg. number An	(da,PC,Xn)	1	t

#### NOTE

Memory to data register operations are not allowed. Most assemblers use EORI when the source is immediate data.

### EOR

#### 382

### EORI

# Exclusive OR Immediate

# Operation:

EORI #(data),(ea) Assembler Syntax: Size = (Byte, Word, Long) Attributes: ription: Performs an exclusive OR operation on the destination operand using the immediate data and the destination operand and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The size of the immediate data matches the operation size. Description:

## Condition Codes



- Not affected Set if the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise. XZN>U
- Always cleared Always cleared

## Instruction Format:

• REGISTER -EFFECTIVE AOORESS 2 BYTE DATA (8 BITS) m MOOE • ŝ ø SIZE • 0 .... s 0 2 WORD DATA (16 BITS) = -• 2 13 0 = • 15 0

LONG DATA (32 BITS)

Instruction Fields:

Size field - Specifies the size of the operation:

00 — Byte operation 01 — Word operation 10 — Long operation

-- Long operation

### EORI EORI

# Exclusive OR Immediate

EORI

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Register 8 00

Mode

11 Ξ

1

Addressing Mode	(xxx).W	(xxx).L	# <data></data>			(d16.PC)	(dg.PC,Xn)
_							
Register	reg. number:Dn	1	reg. number:An	reg. number:An	reg. number:An	reg. number:An	reg. number: An
Mode	000	1	010	011	100	101	110
Addressing Mode	ŋ	An	(An)	(An) +	- (An)	(d16.An)	(dg,An,Xn)

ł

1

Immediate field — (Data immediately following the instruction): If size = 00, the data is the low-order byte of the immediate word If size = 01, the data is the entire immediate word If size = 10, the data is next two immediate words

EXClusive OR Immediate to the Status Register (Privileged Instruction)	If supervisor state then Source ⊕ SR ♦ SR	else TRAP	EORI #(data),SR	Size = (Word)	Description: Performs an exclusive OR operation on the contents of the status register using the immediate operation and stores the result in the status register. All imple- mented this of the status register are effected.		s: 2 v c 	Changed if bit 4 of immediate operand is one. Unchanged otherwise. Changed if bit 3 of immediate operand is one. Unchanged otherwise. Changed if bit 2 of immediate operand is one. Unchanged otherwise. Changed if bit 1 of immediate operand is one. Unchanged otherwise. Changed if bit 0 of immediate operand is one. Unchanged otherwise.	nat:	13         13         13         13         13         13         14         10         9         8         7         6         5         4         3         2         1         0         0           1         0         0         1         0         0         1         1         1         1         1         1         0         0           1         0         0         1         0         0         1         1         1         1         1         0         0         0
EORI to SR	Operation:	Assembler	Syntax:	Attributes:	Description: using the i mented bit		Condition Codes:	Z Change C Change C Change C Change C Change	Instruction Format:	15 14
Ecclusive OR Immediate to CCR to CCR	Source ⊕ CCR ♦ CCR	EORI #(data),CCR	Size = (Byte)	Performs an exclusive OR operation on the condition code register using	The immediate operation as stores the result in the culturion duer register (over use byte of the status register). All implemented bits of the condition code register are stat.		<b>z</b>	Changed if bit 4 of immediate operand is one. Unchanged otherwise. Changed if bit 3 of immediate operand is one. Unchanged otherwise. Changed if bit 2 of immediate operand is one. Unchanged otherwise. Changed if bit 1 of immediate operand is one. Unchanged otherwise. Changed if bit 1 of immediate operand is one. Unchanged otherwise.	nat: 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
EORI to CCR	Operation: S	Assembler Syntax: E	Attributes: S	Description: P	the immedia byte of the s affected.	Condition Codes:	z · × ·	X Changed N Changed Z Changed V Changed C Changed	Instruction Format:	<u>}</u> − <u></u> <u></u> +− <u></u>

	EXT			tata register to	tends a byte to 8) of that data the designated				2 1 0 REGISTER		
	Sign Extend	Destination Sign-Extended   Destination	EXT.W Dn Extend byte to word EXT.L Dn Extend word to long word Sizes (Word, Long)	Descriptions. Extends a byte in a data register to a word or a word in a data register to	Howen: A convolution of the sign bit to the left if the operation actends a byte to a long word, by representation of the sign bit is the operation actends a byte to a word, bit (1) of the designated data register is copied to bits (158) of the designated data register. If the operation actends a word to a long word, bit (15) of the designated data register is copied to bits (31:16) of the data register.	odes: N Z V C · 0 0	Not affected	Set if the result is negative, deared otherwise. Set if the result is zero. Cleared otherwise. Always cleared	Format: 1 1 2 11 10 9 7 6 5 4 3 1 1 0 0 1 1 0 0 0 00MONE 0 0 0	uction Fields: Dp.Mode field – Specifies the size of the sign-extension operation: Dp.Mode field – Specifies the size of that sign-extend low-order Din — Sign-extend low-order word of data register to long Dil — Sign-extend low-order word of data register to long Register field — Specifies the data register is to be sign-extended Register field — Specifies the data register is to be sign-extended	
	ЕХТ	Operation:	Assembler Syntax: Attributes:	Decerintion.	a long v a word, register data reç	Condition Codes:		N Set Z Set C Alw C Alw	Instruction Format:	Instruction Fields: Op-Mode field 010 – Sign 011 – Sign Register field	
	EXG				he instruction performs		3 2 1 0	REGISTER Ry	ress register depending gisters, this field always	ress register depending gisters, this field always	
	Exchange Registers		AV AV Dv	Long)	ption: Exchanges the contents of two 32-bit registers. The instruction performs tee types of exchanges 1. Exchange data registers 2. Exchange addres register and an address register		12 11 10 9 8 7 6 5	REGISTER Rx 1	retion Fields: Specifies either a data register or an address register depending Register RA field. Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the data register. Op.Mode field. — Specifies the type of exchange:	01000 — Lade registers 01001 — Address registers 10001 — Address registers 10001 — Address registers and address register of an address register depending 10011 — Address register data register or an address registers, this field always on the mode. If the exchange is between data and address registers, this field always specifies the address register.	
		R× 🗰 Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay, Dx	Size = (Long)	9 9 9 2	Codes: fected	5	2 0	tion Fields: sgister Rx field — Specifie on the mode. If the exchan specifies the data register. p-Mode field — Specifies t	01000 — Data registers 01001 — Address registers 10001 — Data register and ad 10001 — Data register and ad 10011 — Specifies the on the address register.	
	EXG	Operation:	Assembler Syntax:	Attributes:	Description: three type 1. Exch 2. Exch 3. Exch	Condition Codes: Not affected	Instruction Format		Instruction Fields: Register Rx fi on the mode specifies th Option	0100 1000 Regist spec	
34									Reprinted	with permission	of Mo

JMP	Destination Address & PC JMP (ea) Lectored	Online of the intervention continues at the effective address specified by the in- struction. The addressing mode for the effective address must be a control addressing mode.		C. 13 12 11 10 9 8 . 7 6 5 4 3 2 1 0 0 0 1 1 1 1 0 1 1 1 00 1 1 MODE MODESTER	ess field — Specifies the address of the next instruction. ( modes are allowed as shown:	Addressing Mode Mode Register Addressing Mode Mode Register Dn (xxx) W 111 000	111 (xxx).L 111	(An)         010         reg. number An         #(data)         -         -           (An)+         -         -         -         -         -         -	-(An)
JMP	Operation: C Assembler Syntax: J Attributes: J	Description: F struction. Th mode.	Condition Codes: Not affected	15 14 15 14	Instruction Fields: Effective Add	Addressing	An	3 3	Ī
ILLEGAL			nber 4. All other illegal the instruction set and	by first writing the ex- All processors write the					
L Take Illegal Instruction Trap	SSP = 2 ♦ SSP; Vector Offset ♦ (SSP); SSP = 4 ♦ SSP, PG (SSP); SSP = 2 ♦ SSP, SR ♦ (SSP); SSP = 2 ♦ SSP; SR ♦ (SSP); Illegal Instruction Vector Address ♦ PC	ILLEGAL Unsided	rapion: Forces an illegal instruction exception, vector number 4. All other illegal runction bit patterns are reserved for future extension of the instruction set and should not be used to force an exception.	Only the MC68010 stores a four-word exception stack frame by first writing the ex- ception vector offiset and format code to the system stack. All processors write the PC, followed by the SR, to the system stack.	s: d mat:	13 12 11 10 9 8 7 6 5 0 0 1 0 1 0 1 0 1 1 1 1			
ILLEGAL	Operation:	Assembler Syntax:	Description: instruction should not	Only the M ception vec PC, followe	Condition Codes: Not affected Instruction Format:	15 14			

11

11

(dg.PC,Xn)

(dg.An,Xn) 110 reg. number:An

		Jump to Subroutine	utine		JSR	LEA			Load Effective Address	vddress		LEA
- 4 🖡 tinatio	SP - 4 Sp; PC (SP) Destination Address F	SP – 4 ♦ Sp; PC ♦ (SP) Destination Address ♦ PC				Operation:	(ea) 🛊 An					
ISR (ea)						Assembler Syntax:	LEA (ea),An	u,				
1001						Attributes:	Size = (Long)	(buo				
Unsized						Description:	Loads the	effectiv	<b>Description:</b> Loads the effective address into the specified address register. All 32 bits	the specified add	Iress regis	ter. All 32 bits
hes th	e long v	vord address of th	ription: Pushes the long word address of the instruction immediately following the	ediately	ollowing the	of the a	ddress regist	er are a	of the address register are affected by this instruction.	istruction.	D	
in the	dress specified in the instruction.	tern stack. Frogr tion.	am execution me		es al me au-	Condition Codes: Not affected	odes:					
						Instruction Format:	format:					
						51	14 13 12	=	10 9 8	7 6 5		2 1 0
13 12	=	10 9 8	7 8 5 4	3 2	1 0	0	1 0		REGISTER 1	-	EFFECTIVE ADDRESS MODE   REG	IDRESS REGISTER
0 0	-		1 0 MODE	EFFECTIVE ADORESS IE REG	RESS REGISTER	Instruction Fields:	ields:				-	
s fie	d – Sp	ecifies the addre	uction Fields: Effective Address field — Specifies the address of the next instruction. Only control	truction.	Only control	Register Effective Only	r field — Spec e Address fiel control addre	ifies the d - Spe ssing m	Register field — Specifies the address register to be updated with the effective address Fifterive Address field — Specifies the address to be loaded into the address register. Only control addressing modes are allowed as shown.	to be updated v ss to be loaded i d as shown:	ith the eff nto the ad	ective address dress register.
odes	are allo	addressing modes are allowed as shown:				Ac	Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register		Ы	I	. 1	(xxx).W	+	000
	E	-	(xxx).W	111	000		An	1	1	(xxx).L	Ξ	100
	1	1	(xxx).L	111	001		(An)	010	reg number.An	# <data></data>	1	1
	010	reg number An	#(data)	1	1		(An) +	I	I			
(An) +	I	I					- (An)	I	1			
- (An)	I	1					(d16.An)	101	reg number.An	(d16,PC)	111	010
(d16.An)	101	reg number An	(d16.PC)	111	010		(dg,An,Xn)	110	reg. number:An	(dg,PC,Xn)	11	011
(de An Xn)						]						

Reprinted with permission of Motorola Inc.

<b>LINK</b>	Link and Allocate	LSL,LSR Logical Shift	hite LSL,LSR
Operation:	Sp - 4 <b>(</b> Sp; An ( (SP); SP <b>(</b> An; SP+d () SP		Destination
Assembler Syntax:	LINK An, #(displacement)	Assembler LSd Dx,Dy Syntax: LSd #(data),Dy LSd (ea) where d is direction Lor R	
Attributes:	Size = Unsized	Attributes: Size = (Byte, Word, Long)	
Description: loads the extended one long v to allocate	ription: Pushes the contents of the specified address register onto the stack. Then loads the updated stack pointer into the address register. Finally, adds the 16-bit sign-stended displacement operand to the stack pointer. The address register occupies one long word on the task. The user should specify a negative displacement in order to allocate stack area.	Description: Shifts the bits of the operand in the direction specified (L or R). The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register is specified in two different ways. 1. Immediate — The shift count is the value in the diar recister solution.	<b>bion</b> . Shifts the bits of the operand in the direction specified (L or R). The carry treevoes the last bit shifted out of the operand. The shift count for the shifting of register is specified in two different ways. I, Immediate – The shift count is the value in the data register specified in the instruction.
Condition Codes: Not affected	les: led	struction modulo 64. The size of the operation for register destinations may be specified as byte, word, or flow, the contrants of memory, (as), can be shifted one bit only, and the operand size	ations may be specified as byte, word, or shifted one bit only, and the operand size
Instruction Format:	rmat: 1 1 1 1 1 1 0 9 8 7 6 5 4 3 7 1 0 1 0 0 1 1 1 1 0 0 0 1 0 1 0 1 0 1 0	is restricted to a word. The LSL instruction shifts the operand to the left the number of positions specified as the shift count. Bits shifted mot be our of the high order bit go to both the carry and the extend bits. Scree are shifted into the low-order bit.	e left the number of positions specified as der bit go to both the carry and the extend t.
Instruction Fields: Register field Displacement pointer	<ul> <li>Specifies the addre- field — Specifies the tr</li> </ul>	y y y	0.04440
LINK	NOTE LINK and UNLK can be used to maintain a linked list of local data and pa- rameter areas on the stack for nested subroutine calls.	The LSR instruction shifts the operand to the right the number of positions specified as the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits, zeros are shifted into the ligh order bit.	e right the number of positions specified an order bit go to both the carry and the order bit.
		000001000851	
			* *


ŧ.	2	÷	2	Z.	
	2	L	2	,	

3

## LSL,LSR

Logical Shift

## Condition Codes:



- Set according to the last bit shifted out of the operand. Unaffected for a shift count ×
  - of zero.
- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. ZN>U
- Always cleared Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.

# Instruction Format (Register Shifts)

-	REGISTER
2	
e	-
4	•
ŝ	u'r
9	SIZE
1	S
80	đ
6	ISTER
2	UNTREG
=	õ
12	•
13	-
14	-
15	-

•

# Instruction Field (Register Shifts):

Count Register field:

- If i/r = 0, this field contains the shift count. The values 1-7 represent shifts of 1-7; value of 0 specifies a shift count of 8.
- If i/r = 1, the data register specified in this field contains the shift count (modulo 64).
  - dr field Specifies the direction of the shift 0 Shift right 1 Shift left
- Size field Specifies the size of the operation

  - 00 Byte operation 01 Word operation 10 Long operation
- i/r field:
- If i/r = 0, specifies immediate shift count
- Register field Specifies a data register to be shifted If i/r = 1, specifies register shift count

# Instruction Format (Memory Shifts):

1 0		GISTER
2	ADDRESS	RE
•	FECTIVE	
*		MODE
s		_
9		-
1	-	-
00	-	5
6	-	-
9	•	•
=	•	•
12	4	•
13	-	
14	-	
15	-	•

## LSL,LSR LSL,LSR

Logical Shift

## LSL, LSR

- Instruction Fields (Memory Shifts): dr field Specifies the direction of the shift
  - 0 Shift right
    - 1 Shift left
- Effective Address field Specifies the operand to be shifted. Only memory alterable addressing modes are allowed as shown:

Mode Register	1	1	010 reg. number.An	011 reg. number: An	100 reg. number.An	101 reg. number An	110 sed dumber An
Addressing Mode	Ы	An	(An)	(An) +	- (An)	(d16.An)	(de An Xn)

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#(data)	T	1
(d16.PC)	I	1
(dg.PC.Xn)	1	1

# Move Data from Source to Destination MOVE

Source 
Destination Operation:

Assembler

MOVE (ea),(ea) Syntax: Size = (Byte, Word, Long) Attributes: **Description:** Moves the data at the source to the destination location, and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long.

### **Condition Codes:**



- Not affected Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. X Not affected N Set if the result is Z Set if the result is V Always cleared C Always cleared

## Instruction Format:

•		
-		DECICTED
2	SOURCE	
•	SOI	
•		1005
ŝ		
9		
~		<b>MODE</b>
*	OESTINATION	_
<b>6</b>	OESTI	
2		DECICTED
=		
13	SIZE	
2	S	
ž	•	-
5	•	>

## Instruction Fields:

Size field — Specifies the size of the operand to be moved:

- 01 Byte operation 11 Word operation 10 Long operation

## MOVE MOVE

# Move Data from Source to Destination

MOVE

Destination Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Đ	000	reg number.Dn	W (xxx)	111	000
An	1	1	(xxx).L	111	100
(An)	010	reg. number:An	# (data)	T	1
(An) +	110	reg. number:An			
- (An)	100	reg number.An			
(d16.An)	101	reg. number:An	(d16.PC)	1	ł
(dg,An,Xn)	110	reg number An	(dg,PC,Xn)	1	I

# Source Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
D	000	reg number:Dn	W (xxx)	111	000
An*	001	reg. number: An	(xxx).L	111	100
(An)	010	reg. number An	#(data)	111	100
(An) +	110	reg number.An			
- (An)	100	reg number.An			
(d16.An)	101	reg. number.An	(d16.PC)	111	010
(dg,An,Xn)	110	reg. number: An	(dg,PC,Xn)	ш	011

\*For byte size operation, address register direct is not allowed

#### Notes:

Most assemblers use MOVEA when the destination is an address register.
 MOVEQ can be used to move an immediate 8-bit value to a data register.

Reprinted with permission of Motorola Inc.

390

MOVE					MOVE	MOVE					2	MOVE
to CCR		Move to Condition Codes	odes	ىيە	to CCR	from SR		Move from the Status Register Privileged Instruction – MC68010 Only)	tatus Regist n - MC6801(	ter 0 Only)	fro	from SR
Operation: Source CCR	CCR					Oneration.	CR A Dectination	tion				
Assembler Syntax: MOVE (ea),CCR	sa),CCR						MC68010 only: If Supervisor state	8010 only: Supervisor state				
Attributes: Size = (Word)	Word)					-	else TRAP					
Description: Moves the register. The upper by register is not altered.	the low- byte of t ad.	ription: Moves the low-order byte of the source operand to the condition code register. The upper byte of the source operand is ignored, the upper byte of the status register is not altered.	burce operand t ignored; the up	o the co	ondition code of the status	Assembler Syntax:	MOVE SR, (ea)	(a)				
Condition Codes:								ĺD				
× × ×	у.	-				Description: tination is v	Moves the c vord length.	ription: Moves the data in the status register to the destination location. The des- tination is word length. Unimplemented bits are read as zeros.	egister to th bits are read	e destinati as zeros.	on locatio	n. The des-
1	of bit 4	Set to the value of bit 4 of the source operand	p			Condition Codes Not affected	d S:					
N Set to the value Z Set to the value	of bit 3 of bit 2	Set to the value of bit 3 of the source operand Set to the value of bit 2 of the source operand	p p			Instruction Format:	nat:					
	of bit 1 of bit 0	Set to the value of bit 1 of the source operand Set to the value of bit 0 of the source operand	pp			15 14	13 12	11 10 9 8	7 6	2	3 2	1
Instruction Format:						- 0	0 0	0 0 0	-	MODE	EFFECTIVE ADDRESS DE   REG	ESS REGISTER
15 14 13 1	12 11	1 0 0 1	6 5 4	3 FECTIVE A	2 I 0 DORESS REGISTER	Instruction Fields: Effective Add	ds: ddress field modes are a	uction Fields. Effective Andress field – Specifies the destination location. Only data alterable ad- tresterion moder and altoward are chonved.	estination lo	ocation. Or	ily data a	terable ad-
						Addres	Addressing Mode M	Mode Register	_	Addressing Mode	Mode	Register
Effective Address fi	eld -	uction remos. Effective Address field — Specifies the location of the source operand. Only data	n of the source	operan	d. Only data		+	reg		(xxx).W	1	000
addressing modes are allowed as shown	s are all,	owed as shown:					An	-		(xxx).L	111	100
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register		+	+		#(data)	1	1
Du	000	reg number Dn	W (xxx)	Ē	000		+	+				
An	1 5		(XKK).L	= =	001	3	(d16.An) 1	101 reg number An 101 reg number An	g	(d16.PC)		1
(An) -	011	reg number An			2	8p)	(dg.An,Xn) 1	110 reg. number An	<sup>g</sup> p)	(dg.PC,Xn)	1	1
(An)	100	reg. number An										
(d16.An)	101	reg number An	(d16.PC)	111	010			ž	NOTE			
(dg.An.Xn)	110	reg number An	(dg.PC.Xn)	ш	011	Use th	e MOVE froi	Use the MOVE from CCR instruction to access only the condition codes. In	to access o	nly the col	idition co	des. In
		NOTE				the MC it is wr	the MC68000, MC68 it is written to	the MC68000, MC68HC000, and MC68008, memory destination is read before it is written to	008, memor	y destinati	on is read	before
MOVE to CCR	is a wo	MOVE to CCB is a word operation. ANDI. OBI. and EOBI to CCB are byte	ORI, and EORI	to CCR	are byte							
operations.												

391

Reprinted with permission of Motorola Inc.

MOVE User Stack Pointer (Privileged Instruction)	If supervisor state then USP & An or An & USP etse TRAP	MOVE USP.An MOVE An,USP	Size = (Long)	Description: Moves the contents of the user stack pointer to or from the specified address register	des: Jied	ormat:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
MOVE USP	Operation:	Assembler Syntax:	Attributes:	Description: Mov address register	Condition Codes: Not affected	Instruction Format	IS M Instruction Fields: dr field - Sp of Transfe 1 Transfe Register field
MOVE to SR				gister. The <b>so</b> urce sre affected.			3 2 1 0 FIFETIVE ADMESS E ACINETA ACINE ACINETA ACINE ACINETA ACINE ACINETA ACINE ACINETA ACINE
legister tion)				ription: Moves the data in the source operand to the status register. The source operand is a word and all implemented bits of the status register are affected.			15         14         13         12         11         10         8         7         6         4         3         2         1         0           0         1         0         0         1         1         0         1         1         0         1         1         0         0         1         1         0         0         1         0 </th
Move to the Status Register (Privitedged Instruction)	ste SR			in the source oper mplemented bits of	lition Codes: Set according to the source operand		15     14     13     12     11     10     8     7       1     0     1     1     1     0     1     1     0       1     0     0     1     1     0     1     1     0       1     0     0     1     1     0     1     1     0       1     0     0     1     1     0     1     1       1     0     0     1     1     0     1       1     0     0     0     1     1     0       1     0     0     0     1     1     0       1     0     0     0     1     1     0       1     0     0     0     0     1     1       1     0     0     0     0     0     0
2	If supervisor state then Source • SR else TRAP	MOVE (ea),SR	Size = (Word)	the data and all i	he source		12 11 field des are al
	If supe then else	MOVE	Size =	Moves is a word	des: rding to t	armat:	I     13     12       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0       I     I     0     0
MOVE to SR	Operation:	Assembler Syntax:	Attributes:	Description: operand is	Condition Codes: Set according	Instruction Format	15 14 0 1 Instruction Fields. Effective Addressing Addressing

Reprinted with permission of Motorola Inc.

100

= =

(xxx).L

# data

010

= =

(d16.PC) (d8.PC.Xn)

reg number An reg number An reg number An reg number An reg number An

010 011 100 110 110

An (Anl (An) -(An)

(d16.An) (d8.An.Xn)

392

Register (a) Description to a conception of conception of conception of a conc	MOVEC	C Move Control Register (Privileged Instruction)		EM Move Multiple Registers MOVEM	Σ
eres TRAP OVEC R.C.R. OVEC R.C.R. OVEC R.C.R. OVEC R.C.R. OVEC R.C.R. OVEC R.C.R. OVEC R.C.R. OVEC R.R.R. OVEC R.R.R. OVEC R.R.R. OVEC R.R.R. OVEC R.R.R. DOES real as contents of the specified general register. This is always a substrated for the control or inplemented with lewer bits. Unimplemented bits are read as zeros. In the real state of the specified general register. This is a law is law is a law is law is a law is law is law is law is a law i	peration:	If supervisor state than Rc & Rn cr Rn & Rc	Operation:	Registers + Destination Source + Registers	
OVEC Re, Rn OVEC Re, Rn Core Re, Rn ce = (Long) the state of the specified control register (Rc) to the specified over the control of the specified control register to the control register. This is always a 22-bit transfer even though the control are read as zeros. Desc control register to the control register to the specified control register (SC) control register to the specified control register (SC) control register to the specified control register (SC) control register to control register control register to control register: Control Register to control register: control Register to control register tregister to control register: control Register (USP) control Register (USP)		else TRAP	Assembler Svntax:	MOVEM register list,(ea) MOVEM (ea) register list	
ze = (Long)       Desc         verse the contents of the specified control register. (Rc) to the specified domant register to the function so the specified domant register to the control of the non-register. This is a laway as 2 substransfer even through the control of the control register to to control register to tot	sembler ntax:	MOVEC Rc,Rn MOVEC Rn,Rc	Attributes:	Size = (Word, Long)	
ves the contents of the specified control register. (Rc) to the specified grant register to the final or control soft the specified grant are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. Unimplemented bits are read as zeros. The implemented with fewer bits. The implemented bits are read as zeros. The implemented bits are read aread are read	tributes:	Size = (Long)	Description:	Moves the contents of selected registers to or from consecutive m	emory
t: <u>13 I2 II </u>	sscription: general specified register r	Moves the contents of the specified control register (Rc) to the speci register (Rn) or copies the concents of the specified general register to to ontor (register. This is always a 32-bit transfer even though the cor- may be implemented with fewer bits. Unimplemented bits are read as ze-		is starting at the location specified by the effective address. A register is sti if in the mask field corresponding to that register is set. The instructions whether 16 or 32 bits of each register are transferred. In the car ansfer to either address or data registers, each word is sign-strende the resulting long word is loaded mit the associated register.	lected in size e of a to 32
t: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ndition Co Not affec	des: Sted	Selectin instructi ment me	ig the addressing mode also selects the mode of operation of the M of and only the control modes is the predecement mode, and the pos- otion, and only the retrorich modess is soneclified by one of the control.	OVEM tincre-
astici control resister control mediates the direction of the transfer tregister to control register l'register to control register l'register to control register peter peter tre fuel – Specifies the control register control Register control Register ter field – Specifies the control register control Register ter field – Specifies the control register streation Function Code (PC), register er Stack Pointer (USP) ctor Base Register (USP) ctor Base Register (USP) ctor Base Register (USP)	struction Fo	3 12 11 10 9 8 7 6 5 4 3 2	_	sters are transferred starting at the specified address, and the address ted by the operand length (2 or 4) following each transfer. The order is is from data register 0 to data register 7, then from address regist, register 7.	of the of the er 0 to
In Concentration	An A	astread scriftes the direction of the transfe register to general register I register to control register	If the ef memory minus th length f address has corro	flective address is specified by the predecrement mode, only a regi to operation allowed. The registers are stored starting at the specified a he operand length (2 or 4), and the address is decremented by the or he operand length (2 or 4), and the address is a decremented by the oliolowing each transfer. The order of storing is from address register register 0, then from data register 7 to data register 0. When the inst pleted, the decremented address register contains the address of th stored.	ddress ddress eerand r 7 to uction ne last
Condition Codes: Not affected Instruction Format: 15 4 13 12 11 10 9 6 7 6 5 4 3 7 0 1 0 1 0 1 0 1 0 1 501 (HITUR 4006	0 - D 0 - D 1 - A Register Control F	<ul> <li>- optimizes me type or general register.</li> <li>- a preview are type or general register at register segister</li> <li>field — Specifies the register number</li> <li>field — Specifies the control register</li> </ul>	If the ef register the addr order of has corr	flective address is specified by the postincrement mode, only a mem operation is allowed. The registers are added starting at the specified ad ress is incremented by the operand length (2 or 4) following each transit loading is the same as that of control mode addressing. When the insit Dieled, the incremented address register contains the address of th Indeled, his the normand length.	ory to dress; :r. The uction le last
15         14         13         12         11         10         9         8         7         5         4         3         2           0         1         0         0         1         6         0         1         5         4         3         2	000 001 800		Condition Co Not affe	des: cides iormat:	
INCOL	Any othe	sr code causes an illegal instruction exception.	5	3         12         11         10         9         8         7         6         5         4         3         2           0         0         1         det         0         0         1         S2tit         Linnet         FHECTIVE ADDRE	
					x

5			~	
5	ce	0	A7	
ш	en		-	à
MOVEM	P	-	A6	c
0	8		H	(D)
$\underline{\circ}$	esl	~	A5	
5	5		Н	eds
	3	3	A4	S I
	sk		Н	e o
	na	-7	A3	je .
				T . 0
	Ĕ		A2	de la companya de la comp
	ŵ			un in
Š	se		Ā	ste
te	es			5.9
dis.	Þ		AD	≥ º
ě	ac		A	ast E
e	e			NOTE memo he lasi
<u>e</u> .	ğ	80	0	Z E E
Ę	F			je
ž	ž	σ	90	su
Move Multiple Registers	ĥ		Н	3 2
ģ	rei	10	6	jhe oc
2	ec		Н	hig
	ed	Ξ	8	ss
	ā			2 C
	Sec	12	03	ä
	For the predecrement mode addresses, the mask correspondence is reversed:		D2 D3	NOTE An extra read bus cycle occurs for memory operands. This accesses an op- erand at one address higher than the last register image required.
	ev or	13	03	ea
5	<u> </u>			4 1
2		2	10	1 a
ш				e e
5		2	8	An
-		~	Ľ	
0			-	
5				
MOVEM				

Effective Address field — Specifies the memory address for the operation. For register to memory transfers, only control alterable addressing modes or the predecrement

addressing mode are allowed as shown:

Size field - Specifies the size of the registers being transferred:

1 - Memory to register

0 — Word transfer 1 — Long transfer

Instruction Field: dr field — Specifies the direction of the transfer: 0 — Register to memory

Register 000 100

Addressing Mode Mode

Register

Addressing Mode Mode

'n ٩u (An) -

111

(xxx) W

# data (xxx) L

010

(Anl (An)

(d16.PC)

reg number An reg number An reg number An reg number An

101

(d16.An) Idg.An.Xnl

(dg.PC.Xn)

rement Register

000 100

111

W (xxx)

(xxx).L # data

Mode 11

ddressing Mode

Register	1	1	reg number An	reg number An	1	reg number.An	rea number An
Mode	1	1	D10	011	1	101	110
Addressing Mode Mode	Dn	An	(An)	i An) -	(An)	(d16.An)	(de.An.Xn)

-	<b>[</b>	bit
010	011	e low order it correspoi
111	111	rred. The
(d16.PC)	(dg.PC,Xn)	ask field — Specifies the registers to be transferred. The low order bit to the first register to be transferred; the high-order bit corresponds
		gister ransfe
reg number.An	reg number An	ifies the re ter to be t
reg	reg	Spec
101	110	eld e first
	-	ask fi to th

to the last register to be transferred. Thus, both for control modes and for the postincrement mode addresses, the mask correspondence is: Register List Ma corresponds

0	18
-	02 01
2	02
m	D3
4	04
ŝ	05
9	90
1	D7
60	AD
6	
07	-
12 11	EA.
12	A4
13	A5
14	A6
51	A7

\_ [\_

MOVEM

**Move Multiple Registers** 

MOVEM

MOVEP		s 4 3 2 1 0 ninstruction operation: which is used in the address n the operand address	
Move Peripheral Data	ų	13     13     11     10     8     7       1     1     1     10     10     10       1     1     10     10     10     10       1     2     Specifies the drat register for the field     5     10       2     3     10     from menory to register for the field on point non register for the field on the field of the field of from menory to register for the field of the	
MOVEP	Condition Codes: Not affected Instruction Format:	Instruction Fields: Data Register Data Register Data Register 100 - Tran 110 - Tran 111 - Tran Adress Register ind Displacement	
MOVEP		te bytes within the address cation spectrad and incre- herats on a 16-bit data bus. and the low order byte is dress register indirect plus is ond all the transfors are to on also accesses alternate on also accesses alternate at Top)	
Move Peripheral Data	Source   Bestination MOVEP Dx, (d, Ay) MOVEP (d, Ay), Dx	Attributes: Size = (Word, Long) Description: Moves data between a data register and alternate bytes within the address space (typically assigned to a peripherally starring at the location can fich that abus the high-order byte of the data register is transfered in the oldenoses transferred last. The memory address is specified an the location can be transferred last. The memory address is specified in the location can be the high-order byte of the data register is transferred last. The nor from the high order half of the data bus; if the address is even, all the transfers are to or from the high order half of the data bus; if the address is even, all the transfers are bytes on a Bib thus. Example: Long transfer to from an even address: Byte Organization in Register an example: Long transfer to from an even address Byte Organization in Megister an example: Optical and an even address at the address at the address and the Byte Organization in Megister an example: Optical and a bus (Low Address at Top) Byte Organization in Memory (Low Address at Top)	MID.LDWER LOW-ONDER
MOVEP	Operation: So Assembler M Syntax: M	Attributes: Size = (M Description: Moves da space (typically assign menuing by two. This menuing yet wo. This menuing yet wo. This menuing yet wo. This menuing ast. Ther transferred last. Ther transferred last. Ther transferred last. Ther menuing yet transferred last. Ther transferred last. The transferred last. The transferred last. The transferred last. The transferred last. The transferred last. The transfe	









MOVES					scified general register on function code (DFC)	tion within the address the specified general	ces the corresponding f the operation. If the xtended to 32 bits and			3 2 1 0	EFFECTIVE ADDRESS DE REGISTER 0 0 0 0	
Move Address Space (Privileged Instruction)	If supervisor state	then Rn ♦ Destination [DFC] or Source [SFC] ♦ Rn else TRAP	MOVES Rn.(ea) MOVES (ea),Rn	Size = (Byte, Word, Long)	Description: Moves the byte, word, or long operand from the specified general register to a location within the address space specified by the destination function code (DFC)	register; or, moves the byte, word, or long operand from a location within the address space specified by the source function code (SFC) register to the specified general register.	If the destination is a data register, the source operand replaces the corresponding low-order bits of that data register, depending on the size of the operation. If the datation is an address register, the source operand is sign extended to 32 bits and then loaded into that address register.		lat:	13 12 11 10 9 8 7 6 5 4	0         0         1         1         1         0         SIZE         KE           MEDISTER         dr         0         <	uction Fields: Teidel – Specifies the size of the operation: 08 – Byte operation 01 – Word operation 10 – Long operation
MOVES	Operation: If		Assembler N Syntax: N	:s	Description: N to a location	register; or, space specif register.	If the destin low-order bi destination i then loaded	Condition Codes: Not affected	Instruction Format	15 14	0 0 4 D	Instruction Fields: Size field — S 00 — Byte c 01 — Word 10 — Long
MOVEQ				ister. The data in an operand in the data					3 2 1 0	TA	perand	
Move Quick	Destination			ription: Moves a byte of immediate data to a 32-bit data register. The data in an 8-bit field within the operation word is sign extended to a long operand in the data extensive raw in transformed.			<ul> <li>Cleared otherwise.</li> <li>ared otherwise.</li> </ul>		10 9 8 7 6 5 4 3	REGISTER 0 DATA	uction Fields: Register field — Specifies the data register to be loaded Data field — 8 bits of data, which are sign extended to a long operand	
MOVEQ	Operation: Immediate Data   Destination	Assembler Syntax: MOVEQ #(data),Dn	Attributes: Size = (Long)	Description: Moves a byte of in 8-bit field within the operation remister as it is transferred.	Condition Codes:	X N Z V C	<ul> <li>X Not affected</li> <li>N Set if the result is negative. Cleared otherwise.</li> <li>Z Set if the result is zero. Cleared otherwise.</li> <li>V Always cleared</li> </ul>	C Always cleared	Instruction Format: 15 N 13 N2 11 1	0 1 1 1 REG	Instruction Fields: Register field — Specifies the data register to be loaded Data field — 8 bits of data, which are sign extended to a	

396

		(Privileged Instruction)	tructio	(u								
							Operation: Source	* Destin	Source * Destination	u		
Effective Address Field — Specifies the source or destination location within the al- ternate address space. Only memory alterable addressing modes are allowed as shown.	ield — 5 pace. 0	Specifies the sound in the sound of the soun	urce or terable	r destination I addressing n	ocation nodes a	within the al- ire allowed as	Assembler Syntax: MULS.V	MULS.W (ea),Dn	16×16≬32	32		
Addressing Mode	Mode	Register	4	Addressing Mode	Mode	Register	Attributes: Size = (Word)	(Word)				
ő	1	I		(xxx).W	111	000			1	an benefit a mailte	The The	a il a il a contratte de la contra
An	1	I		(xxx).L	111	001	Description: Multiplies two signed operands yreiding a signed result. The multiplier and multiplier and the result is a long word operand. A register	es two s	igned operands y	Multiplies two signed operands yielding a signed result. The multiplier and d are both word operands and the result is a long word operand. A register	ord onera	and A rec
(An)	010	reg. number.An		#(data)	I	I	operand is the low order word; the upper word of the register is ignored. All 32 bits	order w	ord; the upper w	vord of the registe	r is ignor	ed. All 3
(An) +	110	reg number An					of the product are saved in the destination data register.	saved in	the destination of	data register.		
(An)	100	reg. number An					Condition Codes:					
(d16.An)	101	reg number An		(d16.PC)	1	1	CONDITION CODES.					
(d8.An.Xn)	110	reg number.An		(dg.PC.Xn)	1	-	X N Z	2 C	Γ			
0 — Data register 1 — Address register geister field — Specifies the register number dr field — Specifies the direction of the transfer:	ster ecifies t the dir	he register num ection of the trai	iber nsfer:				X Not affected N Set if the result i Z Set if the result i V Always cleared	is nega is zero.	Not affected Set if the result is negative. Cleared otherwise. Always cleared Always cleared	erwise. se.		
0 — From (ea) to general register 1 — From general register to (ea)	general Il registe	register er to (ea)					C Always cleared	d form				
		NOTE	Ш								4	
For either of the two followin both source and destination MOVES.x An.(An) + MOVES.x An.(An)	ie two fe id destir An,(An)	For either of the two following examples with the same address register as both source and destination MOVESs, An(An) + MOVEs, An(An) + MOVEs, An - (An)	les wit	h the same ad	ldress r	egister as	2 0 	- 0	REGISTER 3	1 1 M00E	FECTIVE A	2 DORESS REGISTER
the value store stores the incr	ementeo	the value stored is undefined. The current implementation of the MC68010 stores the incremented or decremented value of An.	rrent in ed valu	nplementation e of An.	of the	MC68010	Instruction Fields: Register field — Specifies a data register as the destination Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:	ecifies a leld - S wn:	a data register as pecifies the sour	the destination ce operand. Only o	data addr	essing n
							Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
							đ	000	reg number Dn	(xxx) W	111	000
							An	1	1	(xxx).L	111	001
							(An)	010	reg. number.An	# (data)	111	100
							(An) +	110	reg number.An			
							- (An)	100	reg. number. An		_	
							(d16.An)	101	reg number.An	(d16.PC)	111	010
							(d8,An,Xn)	110	reg. number.An	(dg,PC,Xn)	111	110

NBCD				ription: Subtracts the destination operand and the extend bit from zero. The operation is startion is the destination plotancy orded decimal animetic. The application of the destination location. This instruction produces the tens complement of the destination if the extend bit is a byte operation only a zero, or the nimes complement if the extend bit is a byte operation only.					Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple precision operations.	4 3 2 1 0	EFFECTIVE ADORESS	-		Effective Address field — Specifies the destination operand. Only data alterable ad- dressing modes are allowed as shown:	ode Mode Register	111	111 001	1			
h Extend	tion			and the extermal arithmet uction produted the nines cont			d otherwise. herwise.		a programm s for zero res	7 6 5	0 0			ation operan	Addressing Made	(xxx).W	(xxx).L	#(data)			(da PC, Xn)
Negate Decimal with Extend	0 - (Destination10) - X			estination operand binary coded deci location. This insti tend bit is zero, or tion only.			Set the same as the carry bit Undefined Cleared if the result is non-zero. Unchanged otherwise. Undefined Set if a decimal borrow occurs. Cleared otherwise.	NOTE	on code bit is set vi ows successful test perations.	5 8 6 0ł	0 0			fective Address field — Specifies the destin dressing modes are allowed as shown:	Register	reg number Dn		reg. number An	reg number An	reg number An	reg. number. An
z	- (Destinatio	NBCD (ea)	Size = (Byte)	ription: Subtracts the destination eration is performed using binary cc is saved in the destination location. of the destination if the extend bit is is one. This is a byte operation only.		z v c	Set the same as the carry bit Undefined Cleared if the result is non-ze Undefined Set if a decimal borrow occu		Normally the Z condition code b the operation. This allows succe of multiple precision operations.	it: 13 12 11	0			iress field — S ordes are allow	a Mode Mode	+	-	) 010		100	+
NBCD	Operation: 0	Assembler Syntax: N	Attributes: S	Description: S eration is per is saved in th of the destin is one. This i	Condition Codes:	2 ) X •	X Set the sar N Undefined Z Cleared if t V Undefined C Set if a dec		Normall the oper of multip	Instruction Format:	- 0		Instruction Fields:	Effective Add dressing m	Addressing Mode	5	An	(An)	(An) +	- (An)	(de An Xn)
MULU				result. The mul- g word operand. lister is ignored.					3 2 1 0 EFFECTIVE ADORESS DE REGISTER	dressing modes		Register	000	001	2		010	011			
				unsigned r ult is a long of the reg register.					4 3 EFFECTIVE MODE	n Iv data ad		ode Mode	11	= :			11	11			
ž				rielding an and the resi upper word nation data			ŝ		un	: destination pperand. On		Addressing Mode	W (xxx)	(xxx).L			(d16.PC)	(dg.PC,Xn)			
Unsigned Multiply	Source * Destination	16×16 🖡 32		ription: Multiplies two unsigned operands vielding an unsigned result. The mul- tiplier and multiplicand are both word operands, and the result is a long word operand. All 32 bits of the product are saved in the destination data register is ignored.			Not affected of the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Always cleared Always cleared		10 9 8 7 REGISTER 0 1	uction Fields: Register field — Specifies a data register as the destination Effective Address field — Specifies the source operand. Only data addressing modes		Register	reg number Dn	-	reg number An	reg number An	reg number.An	reg number An			
	· Destinat	MULU.W (ea),Dn	Word)	es two ur and are bo is the lov oduct are		0 0	is negati is zero. C	d form):	0 RE	ecifies a	:uwo	Mode	000	1 000	011	100	101	110			
	Source *	MULU.W	Size = (Word)	Multiplie Imultiplica operand i of the pro	Condition Codes:	2 · ·	Not affected Set if the result i Set if the result i Always cleared Always cleared	nat (wor	1 0 0	Instruction Fields: Register field — Spe Effective Address fie	are allowed as shown:	Addressing Mode	Dn	An	(An) +	- (An)	(d16.An)	(dg.An.Xn)			

NEG			Negate					Negate with Extend	<b>VDUN</b>
Operation:	0 – (Des	tination	0 - (Destination)   Destination				Operation:	0 - (Destination) - X	
Assembler Syntax:	NEG (ea)						Assembler Syntax:	NEGX (ea)	
Attributes:	Size = (f	Byte, Wo	Size = (Byte, Word, Long)				Attributes:	Size = (Byte, Word, Long)	
Description: S destination I Condition Codes:	Subtracts ion location. des:	s the de The siz	stination operand e of the operatior	ription: Subtracts the destination operand from zero and stores the result in the destination location. The size of the operation is specified as byte, word, or long, dition Codes:	ores the te, word	result in the I, or long.	Description: result in t or long.	xiption: Subtracts the destination operand and the extend bit from zero. Stores the result in the destination location. The size of the operation is specified as byte, word, or long.	extend bit from zero. Stores ttion is specified as byte, wo
×.	N .	۰ ۰					Condition Codes:	2 v c	
X Set the sam N Set if the re Z Set if the re V Set if an ov C Cleared if th	Set the same as the carry bit Set if the result is negative. ( Set if the result is zero. Clear Set if an overflow orcurs. Clea Cleared if the result is zero. S	the carr s negati s zero. ( v occurs ult is ze	Set the same as the carry bit set if the result is negative. I cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow occurs. Cleared otherwise. Cleared if the result is zero. Set otherwise.	wise. . se.				Set the same as the carry bit Set fit here are as the carry bit Set if the result is non-zero. Unchanged otherwise. Cleared if the result is non-zero. Unchanged otherwise. Set if a horrow occurs. Cleared otherwise.	vise.
	Ummet. 14 13 12	=	8 6 01	7 6 5 4	~	2 1 0		NOTE	
0	-		0	DOW	EFFECTIVE ADDRESS	DRESS REGISTER	Norn the o	Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple precision operations.	amming before the start of o results upon completion
Instruction Fields: Size field — S	ields: 1 — Specifie	s the si	uction Fields: Size field — Specifies the size of the operation:	ï			Instruction Format:	imat:	
000	00 - Byte operation 01 - Word operation	n oi					£	14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
10 — L Effective dressin	10 — Long operation fective Address field - dressing modes are a	ion eld — Si e allow	10 — Long operation fective Address field — Specifies the destind dressing modes are allowed as shown:	10 — Long operation Effective Address field — Specifies the destination operand. Only data alterable ad- dressing modes are allowed as shown:	nly data	alterable ad-	0	1 0 0 0 0 0 0 SZE	EFFECTIVE ADDRESS MODE REGISTER
Ade	Addressing Mode	Mode	Register	Addressing Mode	Mode	Register	Instruction Fields: Size field - S	uction Fields: Size field — Snecifies the size of the oneration	
	Б	8	reg. number.Dn	(xxx).W	E	000	<u>a</u>   00	00 — Byte operation	
L	An	1	1	(xxx).L	111	100	× - 10	01 — Word operation	
L	(An)	010	reg. number An	#(data)	Ŧ	1	10 - 10	10 Long operation	
	(An) +	110	reg. number: An						
	- (An)	100	reg. number An						
	(d16.An)	1u1	reg. number:An	(d16.PC)	1	1			
	(ds.An.Xn)	110	reg. number: An	(de PC Xn)	-				

	None	dON		Unsized	- - - - - - - - - - - - - - - - - 	<b>Description:</b> Performs no operation. The processor state, other than the progression struction following the NOC	ובת: בעברתותו לתוווותבא שונון נווב ווואניתלוותו ותוותשווום נווב ואתו	es:	pa	rmat.
	Operation:	Assembler	- vanisho	Attributes:		Uescription:		Condition Codes:	Not affected	Instruction Format
	alterable ad-	Register	000	001	1			ł	-	
	inly data	Mode	111	111	1			1	1	
	Effective Address field — Specifies the destination operand. Only data atterable ad- dressing modes are allowed as shown:	Addressing Mode Mode	W (xxx)	(xxx) [	#(data)			(d16.PC)	(dg.PC.Xn)	
R	pecifies the desti ed as shown:	Register	reg number Dn	I	reg number: An	reg number An	reg number An	reg number An	reg number An	
	Id - SI	Mode	000	ł	010	011	100	101	110	
	fective Address field — Specifies the d dressing modes are allowed as shown:	Addressing Mode Mode	Du	An	(An)	(An) +	- (An)	(d16.An)	(dg,An,Xn)	
	Effect dres									

NEGX

# NEGX NOP

ć

NOP

rogram counter, IOP instruction.

NOT			Logical Complement	nent		NOT	OR		Inclusiv	Inclusive OR Logical		OR	
Operation: Assembler	Destina	ation 🛉 [	Destination				Operation: Assembler Syntax:	Source V De OR (ea),Dn OR Dn,(ea)	Source V Destination   Destination OR (ea),Dn OR Dn,(ea)	stination			
Syntax: Attributes:	NOT (ea) Size = (F	hute We	NOT (ea) Siae = (Bute Word Lond)				Attributes:	Size = (Byte	Size = (Byte, Word, Long)				
Description: result in 1 or long	£	s the on ion loca	Dures. Dure - toyle, non, build pition: Calculates the ones complement of the destination operand and stores the relating the destination location. The size of the operation is specified as byte, word, or long.	f the destination o he operation is sp	perand a	ind stores the s byte, word,	Description: tination o operation not be us	ription: Performs an inc tination operand and store operation is specified as by not be used as an operand.	inclusive OR tores the rest byte, word, c and.	operation on lt in the dest r long. The co	the source ope ination location itents of an add	ription: Performs an inclusive OR operation on the source operand and the des- intation operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The contents of an address register may not be used as an operand.	
							Condition Codes:						
×	~	0 0					z •	2 V	<b>0</b>				
X Nota N Setif Z Setif V Alway C Alway	Not affected Set if the result i Set if the result is Always cleared Always cleared	s negati	Not affected Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Always cleared Always cleared	wise.			X Not affected N Set if the m Z Set if the re V Always clea C Always clea	Not affected Set if the most sign Set if the result is zi Always cleared Always cleared ion Format:	Not affected Set if the most significant bit of the result Set if the result is zero. Cleared otherwise Always cleared Always cleared Always cleared	he result is set. herwise.	Not affected Set if the most significant bit of the result is set. Cleared otherwise Sot if the result is zero. Cleared otherwise. Always cleared Always cleared Always cleared	wise.	
Instruction Format:							15	14 13 12	11 10 9	8 7 6	5 4 3	2 1 0	
15	14 13 12 1 0 0	= 0	1 1 0 1 1	7 6 5 4 SIZE EF	3 2 EFFECTIVE AOORESS	DRESS	-	0 0 0	REGISTER	0P M00E	EFFEC	EFFECTIVE ADORESS	
Instruction Fields: Size field — S	elds: 	s the size	uction Fields: Size field — Specifies the size of the operation:	-		RUDICH	Instruction Fields: Register field — ( Op-Mode field —	i <b>lds:</b> ield — Specif field —	ies any of the	uction Fields: Register field — Specifies any of the eight data registers Op-Mode field —	sters		
00 E 01 V Effective dressin	00 — Byte operation 01 — Word operation 10 — Long operation fective Address field - dressing modes are al	on ion eld — Si e allow	00 — Byte operation 11 — Word operation 10 — Long operation 16 — Long operation 16 — Mordess field – Specifies the destination operand. Only data alterable ad- fersessing modes are allowed as shown:	lation operand. C	nly data	alterable ad-	Byte 000 100	Word 001 101	Long (ea)) V 010 ((ea)) V 110 ((Dn)) V	Operation ((ea)) V ((Dn)) ♦ (Dn) ((Dn)) V ((ea)) ♦ (ea)			
Add	Addressing Mode	Mode	Register	Addressing Mode	Mode	Register							
	Dn	000	reg. number Dn	(xxx).W	"	000							
	An	T	1	(xxx) L	1	001							
	(An)	010	reg. number.An	#(data)	1	1							
	(An) +	011	reg number An										
	(An)	00	reg number.An	100	T								
	(d16.An) (d8.An.Xn)	101	reg number.An	(d16.PC) (d8.PC,Xn)	1 1	1							
]													

Inclusive OR	on					Performs an inclusive OR operation on the immediate data and the des- version and stores the result in the destination location. The size of the	long. The size of the immediate d				result is set. Cleared otherwise.	erwise.				8 7 6 5 4 3 2	0 SIZE MODE	LONG DATA (32 BITS)	eration.
Inclus	Immediate Data V Destination		ORI #(data),(ea)	Size = (Bvte. Word, Lona)			operation is specified as byte, word, or long. The size of the immediate data matches	the operation size.			A not arrected N Set if the most significant bit of the result is set. Cleared otherwise.	Set if the result is zero. Cleared otherwise.	ways cleared ways cleared			15 14 13 12 11 10 9	0 0 0 0 0 0	WOHO DATA (16 BITS) LON	pecifies the size of the
ORI	Operation:	Assembler	Syntax:	Attributes:		Description:	opera	the o		>	z ű K Z	Z Se	₹ ₹	Inden Former					Instruction Fields: Size field — S
OR	i, only data	Register	000	001	100		010	011	addressing	Register	000	001	ı		I	-		ationation Do	stination Dn
	Ĕ	ę	111	111	111		111	111	y alterable	Mode	111	111	1		1	1		op oh odi	ing the de data.
	ce opera	Mode				1			nor	ode								-	ed us liate (
gical	ecified is a source opera	Addressing Mode Mo	(xxx) W	(xxx) L	# data		(d16.PC)	(dg.PC.Xn)	and, only mer	Addressing Mode	W (xxx)	(xxx) [	# data		(d16.PC)	(dg.PC.XnI		the received	st be specifie ce is immed
Inclusive OR Logical	the location specified is a source opera- wed as shown:	$\vdash$	reg number Dn (xxx) W	- (xxx) [		reg number An	reg number An Id16.PC)		a destination operand, only mer town:	Register Addressing Mi	- (ихи) —	- (xxx) L	reg number An w data-	reg number An	reg number An (d16-PC)	reg number An (dg.PC.Xn)		to realister it must be enablined	ita register, it must be specifi ation (ea) mode. RI when the source is immed
Inclusive OR Logical	Effective Address field — If the location specified is a source operand, only data addressing modes are allowed as shown:	Addressing Mode		(xxx) L	reg number An			110 reg number An (dB.PC.Xn)	If the location specified is a destination operand, only memory alterable addressing modes are allowed as shown.			-		100 reg number An				n is a data reacistor it much to canadition	<ol> <li>In the destination is a data register, it must be specified using the destination bin mode, not the destination (ea) mode.</li> <li>Most assemblers use ORI when the source is immediate data.</li> </ol>

402

OR

Reprinted with permission of Motorola Inc.

ORI to CCR						erand and the w-order byte	r are affected.					2 1 0
Inclusive OR Immediate	Source V CCR CCR		ORI #(data),CCR	Bvte)		cription: Performs an inclusive OR operation on the immediate operand and the condition codes and stores the result in the condition code register flow-order byte	of the status register). All implemented bits of the condition code register are affected		· ·	Set if bit 4 of immediate operand is one. Unchanged otherwise. Set if bit 3 of immediate operand is one. Unchanged otherwise. Set if bit 1 of immediate operand is one. Unchanged otherwise. Set if bit 1 of immediate operand is one. Unchanged otherwise. Set if bit 0 of immediate operand is one. Unchanged otherwise.		12         11         10         9         8         7         6         5         4         3           0         0         0         0         0         0         1         1         1         1           0         0         0         0         0         0         0         1         1         1         1
~	Source V		ORI #(da	Size = (Bvte)			atus register	des:	Z N	f bit 3 of im f bit 3 of im bit 2 of im f bit 1 of im f bit 0 of im	ormat:	14 13 0 0 0 0
ORI to CCR	Operation:		Assembler Syntax:	Attributes:		Description: condition	of the sta	<b>Condition Codes</b>	×·	X Set I N Set I Set I C Set I C Set I	Instruction Format	2
ORI	Register	000	100			1	1					
	Mode	111	EI			•,	1	1	vord			
	Addressing Mode	(xxx).W	(xxx).L			(d16.PC)	(dg.PC,Xn)	ne instruction):	he immediate v ord e words			
e OR	<b>A</b>							lowing th	oyte of th ediate w nmediate			
Inclusive OR	ed as shown Register	reg number Dn		reg number An	reg number An	reg number.An	reg number An	mediately fol	e low-order e entire imm e next two in			
	e allowe	000	1 010	110	100	101	110	Jata imr	ata is th ata is th ta is th			
31 Inclusive OR OR	dressing modes are allowed as shown: Addressing Mode Mode Register	6	An	(An)	(An)	(d16.An)	(dg.An,Xn)	mmediate field — (Data immediately following the instruction):	If size = 00, the data is the low-order byte of the immediate word if size = 01, the data is the entire immediate word if size = 10, the data is the next two immediate words			
<b>DRI</b>	dres					L		Imme	If Si If Si If Si			

ORI

Push Effective Address	a) ¢ (SP)		Description: Computes the effective address and pushes it onto the stack. The effective address is a long word address.		10 3 8 7 6 5 4 3 2 1 0	0 0 1 EFFECTIVE ADDRESS	onto the	Register Addressing Mode Mode Register	- (xxx).W 111 000	- (xxx).L 111 001	reg number An #(data)		1	reg number An (d16.PC) 111 010	ran number An ido PC Xni 111 011
	Sp - 4 + SP; (ea) + (SP)	PEA (ea) Size = (Long)	ription: Computes the effecti address is a long word address.	des:	ormat: 14 13 12 11	0	elds: Address field — addressino mode	Addressing Mode Mode	Dn	- An	(An) 010	(An) + -	- (An) -	(d16.An) 101	110 An Ynl 110
PEA	Operation:	Assembler Syntax: Attributes:	Description: address	Condition Codes:	Instruction Format:	0	Instruction Fields: Effective Add	Add							
ORI	Inclusive OR Immediate to the Status Register to SR (Privileged Instruction)				ription: Performs an inclusive OR operation of the immediate operand and the contents of the status register and stores the result in the status register. All imple- mented bits of the status register are affected.		and thereined	is one. Unchanged otherwise.	is one. Unchanged otherwise.	is one. Unchanged otherwise.			8 7 6 5 4 3 2 1 0	0 0 1 1 1 1 0 0	WORD DATA (16 817S)
		If supervisor state then Source V SR SR else TRAP	ORI #(data),SR	Size (Word)	Description: Performs an inclusive OR operatic contents of the status register and stores the mented bits of the status register are affected	Condition Codes:	K N Z V C	Set if bit 3 of immediate operand is one. Unchanged otherwise	Set if bit 1 of immediate operand is one. Unchanged otherwise.	Set if bit 0 of immediate operand is one. Unchanged otherwise		Instruction Format:	14 13 12 11 10 9	0 0 0 0 0 0	W
	to SR	Operation:	Assembler Syntax:	Attributes:	e c o	0	+-+ ;	i in i				=	15	0	

RESET	Reset External Devices (Privileged Instruction)	ROL ROR	ROL Rotate (Without Extend)
	SET Line	Operation: Assembler	Destination Rotated by (count) ♦ Destination ROd Dx.Dy
		Syntax:	ROd #(data).Dv ROd (a∋) where d is direction, L or R
Attributes: Unsized	Unsized Asserts the <u>BESET</u> signal for 134 clock parinds, resoltion all external de-	Attributes:	Size = (Byte, Word, Long)
vices. The processor state, other than vices. The processor state, other than continues with the next instruction.	prove: Association of the statistical program counter, is unaffected and execution vices. The processor statistic other than the program counter, is unaffected and execution continues with the next instruction.		Description: Rotates the bits of the operand in the direction specified (L or R). The extend bits is notificulded in the rotation. The rotate count for the rotation of a register is specified in either of two ways:
Condition Codes: Not affected		1. Imm 2. Regi instr	<ol> <li>Immediate — The rotate count (1-8) is specified in the instruction.</li> <li>Register — The rotate count is the value in the data register specified in the instruction, modulo 64.</li> </ol>
Instruction Format: 15 14 13 12 11 0 1 1 0 0 1 1		The size of The conten to a word.	The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, (ea); can be rotated one bit only, and operand size is restricted to a word.
		The ROL termines to the car	The ROL instruction rotates the bits of the operand to the left; the rotate count de- termines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and also back into the low-order bit.
		The ROR determining of the	The ROR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low-order bit go to the carry bit and also back into the high-order bit.
			Detendo

0

### ROL

Rotate (Without Extend)

## Condition Codes:



- XZN>U
- Not affected Set of the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Always cleared Set according to the last bit rotated out of the operand. Cleared when the rotate count is zero.

# Instruction Format (Register Rotate):

0	æ
-	REGISTE
2	
٣	-
4	-
s	1.1
9	SIZE
7	SI
60	đr
an	
10	COUNT REGISTER
=	
12	•
33	-
14	-
15	-

# Instruction Fields (Register Rotate)

Count Register field:

- If i r = 0, this field contains the rotate count. The values 1-7 represent counts of 1-7, and 0 specifies a count of 8.
- If ir = 1, this field specifies a data register that contains the rotate count (modulo 64).
  - dr field Specifies the direction of the rotate
    - 0 Rotate right

    - 1 Rotate left

- Size field Specifies the size of the operation. 00 Byte operation 01 Word operation 10 Long operation ir field Specifies the rotate count location.
  - If ir = 0, immediate rotate count If ir = 1, register rotate count
- Register field Specifies a data register to be rotated

# Instruction Format (Memory Rotate)

0	
-	SS
2	AOORE
۳	FFECTIVI
4	E
ŝ	
9	-
~	-
80	ğ
đ	-
10	-
Ξ	0
12	0
13	-
4	-
15	-

### ROL ROL

Rotate (Without Extend)

Effective Address field — Specifies the operand to be rotated. Only memory alterable

addressing modes are allowed as shown:

dr field - Specifies the direction of the rotate

Instruction Fields (Memory Rotate): 0 — Rotate right 1 — Rotate left

### ROL

Addressing Mode	Mode	Register
Dn	I	1
An	1	ł
(An)	010	reg. number An
(An) +	011	reg. number.An
- (An)	100	reg. number:An
(d16.An)	101	reg number An
(da.An.Xn)	110	reg number.An

Addressing Mode	Mode	Register
W (xxx)	111	000
(xxx) L	111	001
#idata:	T	1
(d16.PC)	ł	1
(dg.PC,Xn)	I	1

ROXL ROXR		Inaffected when the armise.	n the rotate count is	REGISTER	present counts of 1- otate count (modulo			3 2 1 0 EFECTIVE ADDRESS E	
ROXL ROXR Rotate with Extend	X         N         Z         V         C           X         N         Z         V         C		<ul> <li>2 Set if the result is zero. Cleared otherwise.</li> <li>V Always cleared otherwise.</li> <li>C Set according to the last bit rotated out of the operand. When the rotate count is zero, set to the value of the extend bit.</li> <li>Instruction Format (Register House):</li> <li>In the set of the set of</li></ul>	R dr SiZE	Instruction Fields (Register Rotate): CountRegister field. If if = 0, this field contains the rotate count. The values 1-7 represent counts of 1- 7, and 0 specifies a count of 8. If ir = 1, this field specifies a data register that contains the rotate count (modulo 64).	dr field — Specifies the direction of the rotate: 0 Rotate right 1 Rotate left Size field — Specifies the size of the operation:	0. — Nord operation 1. — Vord operation 1. — Long operation if field — Specifies the rotate count if i'r = 1, register rotate count If i'r = 1, register rotate count Register field — Specifies a data register to be rotated	Instruction Format (Memory Rotate):         6         7         6         6         7         6         6         7         6         6         7	Instruction Fields (Memory Rotate): dr field - Specifies the direction of the rotate: 0 — Rotate left 1 — Rotate left
ROXL ROXR			cified (L or R). The ation of a register is ction. ter specified in the	oyte, word, or long. and size is restricted	t: the rotate count f the high-order bit tend bit rotates into		t: the rotate count of the low order bit end bit rotates into	-	
Rotate with Extend	Destination Rotated with X by (count) <b>+</b> Destination ROXd 0X, Dy ROXd <i>A</i> (data),Dy	wow ee/ where d is direction, L or R Size = (Byte, Word, Long)	ription: Rotates the bits of the operand in the direction specified (L or R). The extend bit is included in the totation. The rotate count for the rotation of a register is specified in either of two ways: I mmediate — The rotate count (1-8) is specified in the instruction. 2. Register — The rotate count is the value in the data register specified in the instruction.	The size of the operation for register destinations is specified as byte, word, or long. The contents of memory, (ea), can be rotated one bit only, and operand size is restricted to a word.	The ROXL instruction rotates the bits of the operand to the left, the rotate count determines the number of bit positions rotated. Bits rotated out of the high-order bit go to the carry bit and the extend bit; the previous value of the extend bit rotates into the low-order bit.		The ROXR instruction rotates the bits of the operand to the right; the rotate count determines the number of bit positions rotated. Bits rotated out of the low order bit of the carry bit and the extend bit; the previous value of the extend bit rotates into the high order bit.		
ROXL ROXR	Operation: Assembler Syntax:	Attributes:	Description: extend bit i specified in 1. Immeo 2. Regist instruc	The size of The content to a word.	The ROXL instrudetermines the n go to the carry bi the low-order bit	Ľ	The ROXR instructed determines the nu go to the carry bit the high order bit		

Return and Deallocate RTD	4 + d  SP	ment)			Description: Pulls the program counter value from the stack and adds the sign-extended	16-bit displacement value to the stack pointer. The previous program counter value					10 9 6 7 6 5 4 3 2 1 0 1 1 1 1 0 0 1 1 1 1 0 1 0 0 0 DISPAGENENT (10 8115)	uction Field: Displacement field — Specifies the twos complement integer to be sign extended and added to has task monuter.
	Operation: (SP)  PC; SP + 4 + d  SP	Assembler Syntax: RTD #{displacement}	Attributes: Unsized		escription: Pulls the progr	16-bit displacement value	12 1051.	Condition Codes:	Not affected	lantennetion Enemati	15 14 13 12 11 16 1 0 0 1	Instruction Field: Displacement field — Specifi addad to the stack mointer
ROXL I ROXR	0		Register	000	001 C	1			1	-	-	-
άŭ		ly memory	Mode R.	111	111	L			1	1		
pua		ss the operand to be rotated. Only memory alterable as shown:	lode	(xxx) W	(xxx).L	# (data)			(d16.PC)	(dg.PC,Xn)		
otate with Extend		s the operand as shown:	egister			number An	umber An	number An	umber An	umber An		

### ROXL ROXR

408

Rota

Effective Address field — Specifies addressing modes are allowed as

Addressing Mode	Mode	Regist
ď	ł	1
An	1	1
(An)	010	reg numb
- (An) -	110	reg numb
(An)	100	reg numb
[d16.An)	101	reg numb
(dg.An.Xn)	110	reg numb

Reprinted with permission of Motorola Inc.

RTE	Haturn from Exception (Privileged Instruction)	E RTR	fletern and fleatore Condition Codes
Operation:	H aupervisor state daws (stort = state	Operation:	(SP) $\bullet$ CCft, SP + 2 $\bullet$ SP; (SP) $\bullet$ PC; SP + 4 $\bullet$ SP
	SP + 4 + SP, restore state and deallocate stack according to (SP) else TRAP	Assembler Syntax	112
Association		Attributes;	Unazed
Syntax	ни	Description:	Description: Pulls the condition code and program counter values from the stack. The
Attributes:	Unsized	of the sta	previous condition codes and program counter values are lost. The supervisor portion of the status register is unaffected.
Description   located a format fu	Description: Loads the processor state information stored in the exception stack frame located at the top of the stack unto the processor. The instruction examines the stack formal field in the format offset word to deform the low much information must be instruction.	Con	ittion Codes. Set to the condition codes from the stack vetter format
Condition Codes Set according stack	Attion Codes. Set according to the condition code bits in the status register value restored from the stack		N         H

....

~

## Instruction Format

	-
-	-
2	0
	0
-	-
6	-
9	-
-	0
	0
	-
	-
	-
13	=
11	0
	-
19	=

# Format/Offset word (in stack frame):

2	
-	
2	
~	
٣	11311
6	1 C D H
æ	-
~	
e	
79	
8	=
=	•
13	TAAT
14	11110
£	

Format field of Format/Offset Word Contains the format code, which implies the stack hame size (including the format offset word)

0000 — Short Format, remover four words, foads the status register and the program content form is atak thrane. 1000 — MOSB010 for any connover 23 words Any other value in this field causes the processor to take a format error exception.

SBCD				n the destination op- raction is performed 3 BCD numbers. The	the instruction con-	nstruction access the g mode.					efore the start of tpon completion	3 2 1 0	ar i	t addressing mode
Subtract Decimal with Extend	Destination10 - Source10 - X	SBCD Dx,Dy SBCD - (Ax), - (Ay)	Size = (Byte)	ription: Subtracts the source operand and the extend bit from the destination op- reand and stores the result in the destination location. The soluteation is performed usion humar confed destinal arithmetic: the operands are packed BCD numbers. The	instruction has two modes: 1. Data register to data register: The data registers specified in the instruction con- tin the operands.	<ol> <li>Memory to memory. The address registers specified in the instruction access the operands from memory using the predecrement addressing mode. This operation is a byte operation only.</li> </ol>	2	Set the second of the set of his	Undefined and the result is non-zero. Unchanged otherwise. Cleared if the result is non-zero. Unchanged otherwise. Set if a borrow (decimal) is generated. Cleared otherwise.	NOTE	Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.			ection Fields: Register My field — Specifies the destination register R M = 0, specifies a data register If R M = 1, specifies an address register for the predecrement addressing mode R field — Specifies the pregrad addressing mode: 0 — The operation is memory to memory 1 — The operation is memory to memory register R M = 0, specifies the source register R M = 1, specifies a data register R M = 1, specifies a data register
SBCD	Operation:	Assembler Syntax:	Attributes:	Description: erand and using hin	instructio 1. Data tain	2. Men opei This oper	Condition Codes:		N Undefined C Cleared if 1 V Undefined C Set if a bo		Norr an o	Instruction Format:	-	Instruction Fields Register AV (i RRM = 0, RRM = 1, RM field - 5 0 - The or 0 - The or 1 - The or Register Av fi R/M = 1,
RTS				vious program		2 1 0	•							
Return from Subroutine	(SP) # PC; SP + 4 # SP		pa	Pulls the program counter value from the stack. The previous program ue is lost.										
	(SP) .	RTS	Unsized	a	des: cted	ormat: 14 13								
RTS	Operation:	Assembler Syntax:	Attributes:	Description: counter v	Condition Codes Not affected	Instruction Format								

410

Reprinted with permission of Motorola Inc.

STOP					ter (both user and su- next instruction, and ph. or teset exception is exception occurs if rs execution. If an in- y level set by the new the interrupt request ssing.			3 2 1 0		us register								
Load Status Register and Stop (Privileged Instruction)	lf supervisor state then limmediate Data ♦ SR; STOP alco TRAD		STOP #(data)	Unsized	ription: Moves the immediate operand into the status register (both user and supervisor portions), advances the program counter to point to the next instruction, and scoos the featuring and executing of instructions. An execution of instructions are the processor to resume instructions execution datase sceeping on occurs; the instruction tracing is enabled when the STOP instruction begins execution. If an interuction resume scence in the instruction resume scence in a status register value, an interrupt exception occurs; otherwise, the interrupt request is status register value, an interrupt exception occurs; otherwise, the interrupt request is signined.	arcon codes: Set according to the immediate operand	mat:	14 13 12 11 10 9 8 7 6 5 4 1 0 0 1 1 1 1 0 0 1 1 1	IMMEDIAT	uction Fields: Immediate field — Specifies the data to be loaded into the status register								
STOP	Operation:	Assembler	Syntax:	Attributes:	Description: pervisor pr stops the f causes the instruction terrupt reg startus regi is ignored	Set according	Instruction Format:	15 14		Instruction Fields: Immediate fie								
Scc					sets the byte that byte to that byte to 1 C+Z NV+NV NV+NV 0 N 0 V			2 1 0	DRESS REGISTER	e table byte is to be	Register	000	100	1			1	ŀ
					is true, se ise, sets tl ing conditi ne 0011 101 1011 1011 1011 1011 1010 1010			~	EFFECTIVE ADORESS	ed in the ue/false shown:	Mode	11	Ē	1			1	1
lition					Secretion: Tests the specified condition code; if the condition is true, sets the type stead exerts to TRUE (all ones). Otherwise, sets that byte to FALSE (all zeros). Condition code or specifies one of the following conditions: CC entry clear 010 C ± 2 ± 2 ± 2 ± 2 ± 2 ± 2 ± 2 ± 2 ± 2 ±			6 5 4	1 MODE	uction Fields. Condition field — The binary code for one of the conditions listed in the table Fifterior Address field – Specifies the location in which the truchshe byte is to be stored. Only data stlerable addressing modes are allowed as shown.	Addressing Mode	(xxx).W	(xxx).L	# (data)			(d16,PC)	(dg.PC,Xn)
to Cond					UE (all UE (all lifies on			7	-	e of the cation i nodes a	•						-	
Set According to Condition	nation				ad condition c ddress to TRU code cc specif č č ž NvV + NvV Ž + N·V·Z Č·Z + N·V·Z			10 9 8	CONDITION	code for on ecifies the lo addressing r	Register	reg number.Dn	I	reg. number An	reg number An	reg number.An	reg number.An	reg number.An
Š	If Condition True then 1s  Destination else 0s  Destination		yte)		specifie ctive ad 0100 0101 0111 0111 0001 1110 0010 1111			=		e binary d — Sp Iterable	Mode	000	1	010	011	100	101	110
	litic 1s 0s	(e	= (8		i: Tests the ed by the effect (all zeros). Cor carry clear carry clear carry set aqual never true greater fran high less or equal less or equal			13 12	- 0	d — The ess fielu data al	-						-	(e
	If Conc then else	Scc (ea)	Size = (Byte)	1	: Tests ti ed by the e (all zeros). I carry set equal never true greater than high less or equal	Condition Codes: Not affected	Instruction Format	z	-	Instruction Fields: Condition field Effective Addr stored. Only	Addressing Mode	ő	An	(An)	(An) +	(An)	(d16.An)	(dg.An.Xn)

ter A subsequent NEG.B instruction with the same effective address can be used to charge the Socreastirrom TRM or FALSE to the equivable timmetic value (TRUE - 1, FALSE = 0), in the MC68000, MC68HC000, and MC68008 a memory destination is read before it is written to.

SUB

Subtract

## Operation:

SUB (ea),Dn SUB Dn,(ea) Assembler Syntax: Size = (Byte, Word, Long) Attributes:

result in the destination. The size of the operation is specified as byte, word, or long. Subtracts the source operand from the destination operand and stores the The mode of the instruction indicates which operand is the source, which is the destination, and which is the operand size. Description:

## Condition Codes:



- Set to the value of the carry bit Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise. Set if a borrow is generated. Cleared otherwise. XZN>U

### . an East

0	0	-	REGISTER		OP-MDDE		EFS	FFECTIVE	AOORES		
,							MODE		æ	EGISTER	

## nstruction Fields:

Register field — Specifies any of the eight data registers Op-Mode field —

Operation	((Dn)) - ((ea)) • (Dn)	((ea)) - ((Dn)) • (ea)
Long	010	110
Word	001	101
Byte	000	100
	Word Long	Byte Word Long Operation 000 001 010 ((Dn)) – ((ea)) ∳ (Dn)

## SUB

## SUB

## Subtract

SUB

Effective Address field — Determines the addressing mode. If the location specified is a source operand, all addressing modes are allowed as shown:

lode Mode Register Addressing	000 reg number:Dn (xxx).	001 reg number:An (xxx)	010 reg. number. An #(dat	011 reg number: An	100 reg number:An	101 reg. number: An (d16.P	
Addressing Mode Mc	Du	An* 0	(An) 0	(An) + 0	- (An) 1	(d16.An) 1(	

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
#(date)	111	100
(d16.PC)	11	010
(dg.PC.Xn)	111	011

\*For byte size operation, eddress register direct is not ellowed

If the location specified is a destination operand, only memory alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn	I	I
An	I	1
(An)	010	reg number:An
(An) +	011	reg. number. An
– (An)	100	reg. number:An
(d16.An)	101	reg. number:An
(dg.An,Xn)	110	reg number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(жкк).L	111	001
#(date)	I	1
(d16.PC)	I	1
(dg,PC,Xn)	1	1

### Notes:

- If the destination is a data register, it must be specified as a destination Dn address, not as a destination (ea) address.
  - 2. Most assemblers use SUBA when the destination is an address register, and SUBI or SUBQ when the source is immediate data.

SUBI				siption: Subtracts the immediate data from the destination operand and stores the result in the destination location. The size of the operation is specified as byte, word, or long. The size of the immediate data matches the operation size.				3 2 1 0	EFFECTIVE AOORESS DE REGISTER	(8 BITS)			Effective Address field — Specifies the destination operand. Only data alterable ad-	ł	a l	111 000				-	-	
tte SUBI	Destination			ription: Subtracts the immediate data from the destination opera result in the destination location. The size of the operation is specifi- or long. The size of the immediate data matches the operation size.		rwise.	ise.	7 6 5 4	SIZE MODE	BYTE OATA (8 BITS)	(32 BITS)	ï	nation operand. Or	and the second s	Aode	(1000)	# data>			(d16.PC)	(dg,PC.Xn)	
Subtract Immediate SUBI	Destination – Immediate Data	(ea	Vord, Long)	nmediate data fror cation. The size of mediate data matc	J.	Set to the value of the carry bit Set if the result is negative. Cleared otherwise Set if the result is zero. Cleared otherwise.	Set if an overflow occurs. Cleared otherwise. Set if a borrow occurs. Cleared otherwise.	8 6 01	0	BITS)	LONG OATA (32 BITS)	uction Fields: Size field – Specifies the size of the operation 00 – Byte operation 10 – Long operation	Specifies the desti-		-	reg. number Dn	reg number An	reg number An	reg. number. An	reg. number An	reg. number An	Immediate field - /Data immediately following the instruction
	Destination -	SUBI #(data),(ea)	Size = (Byte, Word, Long)	÷ E	× ×	Set to the value of the carry bit Set if the result is negative. Cle Set if the result is zero. Cleared	an overflow occurs.	ormat: 14 13 12 11	0 0 0 0	WORD DATA (16 BITS)		ction Fields: ize field — Specifies the s ize D — Byte operation 01 — Word operation 10 — Long operation	fective Address field — Specifies the d	in mores are and	Mode	000		(An) + 011	- (An) 100	(d16.An) 101	(dg.An.Xn) 110	• • find - /Data in
SUBI	Operation:	Assembler Syntax:	Attributes:	Description: result in or long.	Condition Codes:	X Set to N Set if Z Set if		Instruction Format:	0			Instruction Fields: Size field — 5 00 — Byte 01 — Word 10 — Long	Effective		Add							nihommi
SUBA				register and ified as word s prior to the		2 1 0	DRESS REGISTER			sters		operand and bits. g modes are	Register	000	001	100		010	011			
				address n is spec quantitie		m	EFFECTIVE AOORESS HE REC			ress regi		to a long ing all 32 iddressin	Mode	111	11	=		11	111			
				he destination of the operatio nded to 32-bit		6 6	MOC			the eight add	ion:	sign extended sss register usi operand. All a	Addressing Mode	(xxx) W	(xxx).L	#(data)		(d16.PC)	(dg.PC,Xn)			
Subtract Address	Destination - Source  Destination		(Bu	ription: Subtracts the source operand from the destination address register and stores the result in the address register. The size of the operation is specified as word or long. Word size source operands are sign extended to 32-bit quantities prior to the		10 9 8 7	REGISTER 0P-MODE	Operation )) (read) • (An)		Register field — Specifies the destination, any of the eight address registers	Op-Mode field - Specifies the size of the operation:	011 — Word operation. The source operand is sign extended to a long operand and the operation is performed on the address register using all 32 bits. 111 — Long operation Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:	Register	reg number.Dn	reg number.An	reg_number.An	reg number.An	reg number.An	reg number. An			
	on – So	ı),An	Vord, Lc	the sot ie addre ource op		=		Operation ((An)) [(nax) # (An)		cifies th	ecifies tl	ntion. Th on is per tion eld S	Mode	000	100	010	110	101	110			
4		SUBA (ea),An	: Size = (Word, Long)	<ul> <li>Subtracts</li> <li>the result in th</li> <li>Word size so</li> </ul>	subtraction. dition Codes: Not affected	1 Format:	0 0	Op-Mode Field Word Long		er field - Spe	ode field - Sp	011 — Word operation the operation is 111 — Long operation flective Address field allowed as shown:	Addressing Mode	ď	An	(An)	(An) + (An)	(die An)	(dg.An,Xn)			
SUBA	Operation:	Assembler Syntax:	Attributes:	Description: stores th or long.	subtraction. Condition Codes Not affected	Instruction Format:	-	M-qO	Instruction Fields	Regist	Op-Mo	011 Effection allov						1		1		
Reprir	ited w	ith peri	nissi	ion of Mo	torola Inc.																	

SUBX				om the destination op- uction has two modes: in the instruction con- r instruction access the ng mode.						before the start of upon completion		4 3 2 1 0	0 R.M. REGISTER R.		nt addressing mode							It addressing mode
Subtract with Extend	Destination = Source - X	SUBX Dx,Dy SUBX -(Ax), -(Ay)	Size = (Byte, Word, Long)	eription: Subtracts the source operand and the extend bit from the destination op- erand and stores the result in the destination location. The instruction has two modes: the and end stores the result in the destination location. The instruction has two tain the operands. The Memory to antenoy: The address registers specified in the instruction access the operands from memory: The address registers specified in the instruction access the operands from memory using the predestrement addressing mode.	n ine operatio is specified as byte, word, or long. es:		Set to the value of the carry bit Set if the result is negative. Cleared otherwise. Set if the result is non-zero. Uncharage otherwise Set if an overflow occurs. Cleared otherwise.	Set if a carry occurs. Cleared otherwise.	NOTE	Normally the Z condition code bit is set via programming before the start of an operation. This alows successful tests for zero results upon completion of multiple accessions accession.	mate precision operations. mat:	13 12 11	0 0 1 REGISTERRy I SIZE 0	uction Fields: Register Ry field — Specifies the destination register: If R.M = 0, specifies a data register	If R/M = 1, specifies an address register for the predecrement addressing mode	1.25 meta — operation 00 — Byte operation	01 — Word operation	10 — Long operation R/M field — Specifies the operand addressing mode:	0 - The operation is data register to data register	1 — The operation is memory to memory Banister By field — Specifies the source parietor.	If R/M = 0, specifies a data register	If $R/M = 1$ , specifies an address register for the predecrement addressing mode
SUBX	Operation:	Assembler Syntax:	Attributes:	Description: erand and 1. Data 1. Data 1. Data 2. Mem 2. Mem	Condition Codes	x •	X Set to N Set if t Z Cleared V Set if a			an op	Instruction Format:		-	Instruction Fields: Register Ry fi If R/M = 0,	If R/M =	- DIAL 2710	01 - Wo	- LOI B/M field	0 — The	Redicter By	If R/M =	If K/M =
SUBQ				rand. The size ng operations fifected. When jister is used,					2 1 0	ORESS REGISTER	es of 1-7. and			le addressing	Register	000	001	1		1	t	
				ination ope rord and lou s are not al address reg					4	EFFECTIVE ADDRESS MODE   REG	iediate valu			)nly alterabl	e Mode	111	111	1		1	1	
÷	estination			from the dest long. Only w ondition code e destination			vise.		6 5	SIZE	represent imm			ion location. (	Addressing Mode	(xxxi W	(xxx) [	#(data)		(d16.PC)	(dg,PC,Xn)	
Subtract Quick	Immediate Data   Destination	(e	Size (Byte, Word, Long)	sription: Subtracts the immediate data (1-8) from the destination operand. The size of the operations specified as byte, word, or long operations are allowed with address registers, and the condition codes are not affected. When subtracting from address registers, the entire destination address register is used, regardless of the operation size.	1-	arriv hit	Set if the result is negative. Cleared otherwise. Set if the result is negative. Cleared otherwise. Set if an overflow occurs. Cleared otherwise. Set if a borrow occurs. Cleared otherwise.		10 9 8 7	DATA 1	uction Fields: Data field — Three bits of immediate data; 1-7 represent immediate values of 1-7, and	0 represents 8 Size field — Specifies the size of the operation		10 — Long operation Specifies the destination location. Only alterable addressing modes are allowed as shown.	Register	reg number Dn	reg number An	reg number An	reg number An	reg number An	reg number An	
		SUBQ #(data),(ea)	Byte, W	s the im specified Idress re Idress ro beration	0 ·	of the c	is negat s zero. ( w occurs occurs. (		12 11	-	its of im	is the si	on	ion Id — Sp d as sho	Mode	000	001	010	100	101	110	
a	Destination	SUBQ #	Size (	ription: Subtracts the immed of the operation is specified as are allowed with address regist subtracting from address regist regardless of the operation size fittion Codes:	z ·	Set to the value of the carry hit	if the result if the result if an overflov if a borrow o	Format:	14 13 1	0	Fields: eld — Three b	0 represents 8 ize field — Specifie	00 - Byte operation 01 - Word operation	10 — Long operation fective Address field — Specifi modes are allowed as shown:	Addressing Mode	Dn	An*	(An)	(An)	(d16.An)	*Word and Long only	5
SUBQ	Operation:	Assembler Syntax:	Attributes:	Description: S of the opera are allowed subtracting t regardless o Condition Codes:	×		N Set Set C	Instruction Format:	15	0	Instruction Fields: Data field — ]	0 rep Size fie	853	Effectiv mode				-		1		
414	0	4.05	4	_ 0				-			-	F	leprin	ted with	n pe	ərm	issi	on	of N	Aote	orola	a In

TAS	tion			e address field. Ind Z condition operation uses ut interruption. ral processors.			ed otherwise.		2 I 0 I ADDINI SS NI GUSNIR	nd Only data	Register	000	100	×				1
	Destinat			effective s the N a ind. The on witho			et. Clear		4 (C)IV	opere	Mode	uu	111	5				1
Operand	Destination Tested			<b>aiption:</b> Tests and sets the byte operand addressed by the effective address field. The instruction tests the current value of the operand and sets the N and Z condition bits appropriately. IAS also sets the bit order to it the operation without interruption. This instruction with an monty cycle that complete the operation without interruption. This instruction supports use of a flag or samphore to coordinate server al processors.			Sot if the most significant bit of the operand is currently set. Cleared otherwise Set if the operand was zero. Cleared otherwise. Adways cleared Adways cleared		1 6 5 4	uction Fields: Effective Address field — Specifies the location of the tested operand. Only data alterable addressing modes are allowed as shown:	Addressing Mode	(***) W	(www) [	#vdatav			(drg.PC)	(dg.PC.Xn)
Test and Set an Operand	ied  Condition C			he byte operand , rent value of the sets the high ord y cycle that comp e of a flag or sem.		_	Set if the most significant bit of the operand is Set if the operand was zero. Cleared otherwise. Always cleared Always cleared		0 3 8	tion Fields: lective Address field — Specifies the location of alterable addressing modes are allowed as shown:	Register	reg number Dn	>	nA radmun per	nA redmine ges	reg number An	reg mumber An	reg number An
	tion Tes	2	(Byto)	rd sets t is the cu IAS also memor ports us		0 0	significa nd was a			ield — ing mod	Mode	000	1	010	110	100	101	110
	Destina	TAS (ea)	Size = (Byte)	Tests at stion test nriately. fify write ction sup	ii ii	. L octod	Set if the most Set if the opera Always cleared Always cleared	nat:	14 13	ds: ddress 1 address	Addressing Mode	Dn	٨n	(W)	1 (IV)	(An)	(nA.01b)	(dg.An.Xn)
TAS	Operation:	Assembler Syntax:	Attributes:	Description: The instrue bits approj a read mo This instru	<b>Condition Codes</b>	X Not affocted	N Set if the Z Set if the V Always C Always	Instruction Format	s -	Instruction Fields: Effective Add alterable ad	Addre	1		1	-		19	(46
SWAP						d atherwise.	~ _	0 INGISICI										
Swap Register Halves SWAP	Rogistor [31:16] 🏶 Rogistor [15.0]	SWAP Dn	Size (Word)	<b>Description:</b> Exchange the 16 bit words (halves) of a data register <b>Condition Codes:</b> $\begin{pmatrix} x & y \\ x & y \end{pmatrix} = \begin{pmatrix} x & y \\ y & z \end{pmatrix}$		we are arreaded with the contract of the 32-bit result is set. Cleared otherwise. Set if the 32-bit result is zero. Cleared otherwise. Always cleared Always cleared			Instruction Fleids: Register held — Specifies the data register to swap									

Reprinted with permission of Motorola Inc.

415

TRAP	Trap	TRAP	TRAPV	Trap on Overflow TRAPV
Operation:	<ol> <li>S bit of SR SP = 24 SSP, Format Offset (SSP); — MC68010 only SSP = 44 SSP, FC = (SSP); SSP = 2 = 5SP, SR = (SSP); Vector Address + PC</li> </ol>		Operation: Assembler Syntax:	lf V then TRAP TRAPV
Assembler Svntax:	TRAP #(vector)		Attributes:	Unsized
Attributes	Unsized		Description: 7). If the	Description: If the overflow condition is set, causes a TRAPV exception (vector number 7). If the overflow condition is not set, the processor performs no operation and associations continues with a near instruction.
Description: operand vector va	Description: Causes a TRAP #rvectory exception. The instruction adds the immediate operand (vector) of the instruction to 32 to obtain the vector number. The range of vector values is 0-15, which provides 16 vectors.	e immediate The range of	Condition Codes: Not affected	
Condition Codes: Not affected	des: tred		Instruction Format:	Format: N 13 13 10 9 8 7 6 5 4 3 2 1 0
Instruction Format	ormat:		0	0 1 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 0 1 1 1 1 1 0 0 1 1 0 0 1	2 1 0 VECTOR		

Instruction Fields: Vector field — Specifies the trap vector to be taken

				Test an Operand	erand		TST	UNLK	Unlink
				nditior	Destination Tested  Condition Codes			Operation:	An (SP) An; SP + 4 SP
								Assembler Syntax:	UNLK An
on is specified as byte, word, or long. muse. e. e. set a 2 1 0 set starter somers set more and if the operation size is byte, only	Desc Com Instr Inst			Size = (Byte, Word, Long)				Attributes:	Unsized
Connection in the connection of the operation size is well if the operation size is byte, only	Connection and the operation size is byte, only on the operation size is the operation size is byte, only on the operation size is byte.	Connection and the operation size is the second of the operation size is byte, only on the operation size is the operation size	Connections in the second seco	with z f the o	ero and sets the condit peration is specified as	tion codes byte, word	according J, or long.	Description: address r	Loads the stack pointer froi egister with the long word pu
e. Instr e. Instr e. interve Adomets for a 2 1 0 soft work adomets for a 2 1 0 meters weed if the operation size is byte, only	eventese. eventese en	e. Instr e. s s s s i o ski nois ski nois ski nois e. s s s s i o e. s s s s s s s s s s s s s s s s s s s	Instruction of the operation size is a 1 0 0 10 10 10 10 10 10 10 10 10 10 10					Condition Coc Not affect Instruction Fo	ees: ed mat:
7     6     5     1     0       Sut     Entertion Anomess       Sut     None     Register       attorn.     Register     1	7     6     5     7     0       Sitic     First waters     First waters       Sitic     Model     Resister       attorn     attorn     Reservent	1     5     4     3     2     1     0       3/2     strict     word;     attrictive admisss       attrictive     word;     attrictive admisss       attrictive     word;     attrictive admisss       attrint     attrictive admission       attrint     attrint       attrint     admission	7     6     5     4     3     2     1     0       str     str     str     str     str     str     str       str     str     str     str     str     str     str       ation     str     str     str     str     str     str       str     str     str     str     str     str       str     str     str     str     str       str     str     str     str     str       str     str     str     str	Cleare ed oth	Not affected Set if the operand is negative. Cleared otherwise. Set if the operand is zero. Cleared otherwise. Always cleared Always cleared			15 0 Instruction Fie Register f	It         12         11         10         9           1         0         0         1         1         1         1           Idds:         0         0         1         1         1         1         1           idds:         0         0         1         1         1         1         1         1         1
aton.	atic networks on the second se	atr fitting and set of the operation set is byte, only and set of the operation set is byte, only adverting mode mode matter and the operation set is byte, only adversed if the operation set is byte, only adversed mode mode matter and the operation set is byte, only adversed mode mode mode mode mode mode mode mo	atr not the second seco	a e	-				
ation. Restination operand. If the operation size is a allowed. If the operation size is byte, only	ation. destination operand. If the operation size is e allowed. If the operation size is byte, only shown: Addresvery Mode Register interview 111 001	ation. testination operand. If the operation size is a allowed. If the operation size is byte, only shown: Adversing Mode Mode Reparter (vevit 1 001 for 1 001	ation. learnation operand. If the operation size is e allowed. If the operation size is byte, only shown Adverse Mode Repetition travit 111 000 real 111 001		SIZE MO	FECTIVE ADDR	ISTER		
	Addressing Mode Mode (xxx) W 111 (xxx) (x 111 )	Addrassing Mode Mode (axa) W 111 (axa) (axa) w 111 (axa) (ax	Addressing Mode Mode (xxx) W 111 (xxx) (xxx) L 111 (xxx) L 111 e é data	uction Fields: Size field – Specifies the size of the operation On – byto operation 01 – Word operation 10 – Long operation Effective Address field – Specifies the destini word or long, all addressing modes are alloy	ration. Jestination operand. If 1 e allowed. If the operati	the operation size is	on size is byte, only		
	111	E -	ttt J(xxx)	reg number Dn			000		
111					(xxx) L	111	100		
(004) W 111 (104) L 111 (1040)	reg. number An reg. number An			reg number An	(d16.PC)	111	010		
(664)W 111 (664)W 111 (666) (666) 111	(d16.PC) 111	(d16.PC) 111	(d16.PC) 111	reg number An	(d8.PC.Xn)	111	011		
(eas) W 111 (sould 1111 (sould 1111 (dig PC Xn) 111 (dig PC Xn) 111	(d16 PC) 111 (d8 PC,Xn) 111	(d16.PC) 111 (d8.PC.Xn) 111	(d)g.PC. 111 (dg.PC.Xn) 111						

#### Reprinted with permission of Motorola Inc.

417

### **APPENDIX C**

### 68000 Instruction Execution Times

#### MC68000 AND MC68HC000 INSTRUCTION EXECUTION TIMES

This section contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycles consist of four clock periods. A longer memory cycle causes the generation of wait states that must be added to the total instruction times.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is shown as

n(r/w)

where

n is the total number of clock periods r is the number of read cycles

w is the number of write cycles

For example, a timing number shown as 18(3/1) means that the total number of clock periods is 18. Of the 18 clock periods, 12 are used for the three read cycles (four periods per cycle). Four additional clock periods are used for the single write cycle, for a total of 16 clock periods. The bus is idle for two clock periods during which the processor completes the internal operations required for the instruction.

#### NOTE

The total number of clock periods (n) includes instruction fetch and all applicable operand fetches and stores.

#### 8.1 OPERAND EFFECTIVE ADDRESS CALCULATION TIMES

Table 8-1 lists the numbers of clock periods required to compute the effective addresses for instructions. The total includes fetching any extension words, computing the address, and fetching the memory operand. The total number of clock periods, the number of read cycles, and the number of write cycles (zero for all effective address calculations) are shown in the previously described format.

#### 8.2 MOVE INSTRUCTION EXECUTION TIMES

Tables 8-2 and 8-3 list the numbers of clock periods for the move instructions. The totals include instruction fetch, operand reads, and operand writes. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format.

Reprinted with permission of Motorola Inc.

	Addressing Mode	Byte, Word	Long
	Register		
Dn	Data Register Direct	0(0/0)	0(0/0)
An	Address Register Direct	0(0/0)	0(0/0)
	Memory		
(An)	Address Register Indirect	4(1/0)	8(2/0)
(An) +	Address Register Indirect with Postincrement	4(1/0)	8(20)
- (An)	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
(d16, An)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
(dg, An, Xn)*	Address Register Indirect with Index	10(2/0)	14(3/0)
(xxx).W	Absolute Short	8(2/0)	12(3/0)
(xxx).L	Absolute Long	12(3/0)	16(4/0)
(dg, PC)	Program Counter Indirect with Displacement	8(2/0)	12(3/0)
(d16, PC, Xn)*	Program Counter Indirect with Index	10(2/0)	14(3/0)
#(data)	Immediate	4(1/0)	8(2/0)

#### Table 8-1. Effective Address Calculation Times

\*The size of the index register (Xn) does not affect execution time.

#### Table 8-2. Move Byte and Word Instruction Execution Times

Source					Destinati	on			-
Source	Dn	An	(An)	(An) +	- (An)	(d16, An)	(dg, An, Xn)*	(xxx).W	(xxx).L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1.1)	8(1/1)	8(1/1)	12(2/1)	14(2.1)	12(2.1)	16(3/1)
(An)	8(2/0)	8(2/0)	12(2/1)	12(21)	12(2/1)	16(3/1)	18(3.1)	16(3 1)	20(4.1)
(An) +	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3 1)	16(31)	20(41)
- (An)	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(31)	22(41)
(d <sub>16</sub> , An)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(41)	22(4 1)	20(41)	24(5/1)
(dg, An, Xn)*	14(3/0)	14(3/0)	18(3/1)	18(3.1)	18(3/1)	22(41)	24(41)	22(41)	26(5/1)
(xxx).W	12(3/0)	12(3/0)	16(3/1)	16(3-1)	16(3/1)	20(4 1)	22(4 1)	20(4 1)	24(5/1)
(xxx).L	16(4/0)	16(4/0)	20(4-1)	20(4 1)	20(4 1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
(d16, PC)	12(3/0)	12(3/0)	16(3-1)	16(3-1)	16(3/1)	20(4 1)	22(41)	20(4 1)	24(51)
(dg, PC, Xn)*	14(3/0)	14(3/0)	18(3/1)	18(3:1)	18(31)	22(4 1)	24(4.1)	22(4'1)	26(5.1)
#(data)	8(2/0)	8(2/0)	12(2/1)	12(2 1)	12(2/1)	16(31)	18(3 1)	16(31)	20(4 1)

\*The size of the index register (Xn) does not affect execution time.

Table 8-3. Move Long Instruction Execution Times

					Destinati	on			
Source	Dn	An	(An)	(An)+	- (An)	(d16, An)	(dg, An, Xn)*	(xxx).W	(xxx).L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2.2)	18(2.2)	16(2 2)	20(3 2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1-2)	16(2 2)	18(2 2)	16(2 2)	20(3 2)
(An)	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3 2)	24(4/2)	26(4 2)	24(4 2)	28(5.2)
(An) +	12(3/0)	12(3/0)	20(3/2)	20(3 2)	20(3 2)	24(4 2)	26(4 2)	24(4 2)	28(5 2)
- (An)	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3.2)	26(4 2)	28(4 2)	26(4 2)	30(5/2)
(d16, An)	16(4/0)	16(4'0)	24(4 2)	24(4 2)	24(4 2)	28(5 2)	30(5/2)	28(5 2)	32(6.2)
(dg, An, Xn)*	18(4/0)	18(4/0)	26(4.2)	26(4 2)	26(4 2)	30(5-2)	32(5 2)	30(5 2)	34(6'2)
(xxx).W	16(4/0)	16(4/0)	24(42)	24(42)	24(4 2)	28(5 2)	30(5 2)	28(5 2)	32(6 2)
(xxx).L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5 2)	32(6 2)	34(6/2)	32(6/2)	36(7 2)
(d, PC)	16(4/0)	16(4/0)	24(4:2)	24(4 2)	24(42)	28(5 2)	30(5-2)	28(5-2)	32(5 2)
(d, PC, Xn)*	18(4/0)	18(4/0)	26(4'2)	26(4 2)	26(4 2)	30(5.2)	32(5 2)	30(5 2)	34(6/2)
#(data)	12(3/0)	12(3/0)	20(3/2)	20(32)	20(32)	24(42)	26(4 2)	24(4 2)	28(52)

\*The size of the index register (Xn) does not affect execution time

#### 8.3 STANDARD INSTRUCTION EXECUTION TIMES

The numbers of clock periods shown in Table 8-4 indicate the times required to perform the operations, store the results, and read the next instruction. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

In Table 8-4, the following notation applies:

- An- Address register operand
- Dn- Data register operand
- ea An operand specified by an effective address
- M Memory effective address operand

Instruction	Size	op <ea>, Ant</ea>	op <ee>, Dn</ee>	op Dn, <m></m>
ADD/ADDA	Byte, Word	8(1/0) +	4(1/0)+	8(1/1)+
ADD/ADDA	Long	6(1/0) + * *	6(1/0) + • •	12(1/2)+
AND	Byte, Word	-	4(1/0) +	8(1/1)+
AND	Long	-	6(1/0) + * *	12(1/2) +
CMP/CMPA	Byte, Word	6(1/0)+	4(1/0) +	-
CMP/CMPA	Long	6(1/0) +	6(1/0) +	-
DIVS	-	-	158(1/0) + *	-
DIVU	-	-	140(1/0) + *	-
EOR	Byte, Word	-	4(1/0)***	8(1/1)+
EOR	Long	-	8(1/0) * * *	12(1/2)+
MULS	-	-	70(1/0) + •	-
MULU	-	-	70(1/0) + •	-
OR	Byte, Word	-	4(1/0) +	8(1/1)+
UR	Long	-	6(1/0) + * *	12(1/2) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1)+
308	Long	6(1/0) + ••	6(1/0) + • •	12(1/2) +

#### Table 8-4. Standard Instruction Execution Times

NOTES

+ add effective address calculation time

t word or long only

- · indicates maximum basic value added to word effective address time
- \*\* The base time of six clock periods is increased to eight if the effective address mode is register direct or immediate (effective address time should also be added)
- . . Only available effective address mode is data register direct
- DIVS, DIVU The divide algorithm used by the MC68000 provides less than 10% difference between the best and worst case timings

- MULS: n = concatanate the <ea> with a zero as the LSB, n is the resultant number of 10 or 01 patterns in the 17-bit source, i.e., worst case happens when the source is \$5555

MULS, MULU - The multioly algorithm requires 38 + 2n clocks where n is defined as MULU n = the number of ones in the <ea>

#### 8.4 IMMEDIATE INSTRUCTION EXECUTION TIMES

The numbers of clock periods shown in Table 8-5 include the times to fetch immediate operands, perform the operations, store the results, and read the next operation. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

#### In Table 8-5, the following notation applies:

- # Immediate operand
- Dn Data register operand
- An- Address register operand
- M Memory operand

Instruction	Size	op #,Dn	op #,An	op #,M
4001	Byte, Word	8(2 0)	_	12(2 1) ·
ADDI	Long	16(3 0)	-	20(3 2) +
1000	Byte, Word	4(10)	4(10)*	8(11) -
ADDQ	Long	8(10)	8(10)	12(12) +
	Byte, Word	8(2 0)	_	12(2 1) +
ANDI	Long	14(3 0)	_	20(3 2) ·
01401	Byte, Word	8(20)	_	8(20) -
CMPI	Long	14(3.0)	_	12(30) +
500	Byte, Word	8(2 0)	_	12(2 1) +
EORI	Long	16(3.0)	_	20(3 2) +
MOVEQ	Long	4(10)	_	
0.00	Byte, Word	8(20)	—	12(2 1) +
ORI	Long	16(3.0)	_	20(3 2) +
01101	Byte, Word	8(20)	_	12(2 1) +
SUBI	Long	16(3 0)	_	20(3 2) +
01100	Byte, Word	4(10)	8(10)*	8(1 1) +
SUBQ	Long	8(10)	8(10)	12(1 2) +

**Table 8-5. Immediate Instruction Execution Times** 

#### 8.5 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table 8-6 lists the timing data for the single operand instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Instruction	Size	Register	Memory
CLR	Byte, Word	4(1/0)	8(1/1)+
ULH	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1)+
NEC.	Byte, Word	4(1/0)	8(1/1)+
NEG	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1)+
NEGX	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1)+
NUT	Long	6(1/0)	12(1/2) +
C	Byte, False	4(1/0)	8(1/1)+
Scc	Byte, True	6(1/0)	8(1/1)+
TAS	Byte	4(1/0)	14(2/1)+
TST	Byte, Word	4(1/0)	4(1/0)+
151	Long	4(1/0)	4(1/0) +

#### Table 8-6. Single Operand Instruction Execution Times

+ add effective address calculation time

#### 8.6 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES

Table 8-7 lists the timing data for the shift and rotate instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Instruction	Size	Register	Memory
ASR, ASL	Byte, Word	6 + 2n(1/0)	8(1/1) +
ASH, ASL	Long	8 + 2n(1/0)	-
	Byte, Word	6 + 2n(1/0)	8(1/1) +
LSR, LSL	Long	8 + 2n11/0)	-
ROR, ROL	Byte, Word	6 + 2n(1/0)	8(1/1)+
NOR, NOL	Long	8 + 2n(1/0)	-
ROXR, ROXL	Byte, Word	6 + 2n(1/0)	8(1/1)+
HUXH, HUXL	Long	8 + 2n(1/0)	-

#### Table 8-7. Shift/Rotate Instruction Execution Times

+ add effective address calculation time for word operands

n is the shift count

#### 8.7 BIT MANIPULATION INSTRUCTION EXECUTION TIMES

Table 8-8 lists the timing data for the bit manipulation instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Instruction	Size	Dyn	amic	St	atic
Instruction	Size	Register	Memory	Register	Memory
BCHG	Byte	-	8(1/1)+	-	12(2/1)+
BCHG	Long	8(1/0)*	-	12(2/0)*	-
BCLR	Byte	-	8(1/1)+	-	12(2/1)+
BULK	Long	10(1/0)*	-	14(2/0)*	-
BSET	Byte	-	8(1/1) +	-	12(2/1)+
6301	Long	8(1/0)*	-	12(2/0)*	-
BIST	Byte	-	4(1/0) +	-	8(2/0) +
0131	Long	6(1/0)	-	10(2/0)	-

#### Table 8-8. Bit Manipulation Instruction Execution Times

+ add effective address calculation time

\*indicates maximum value, data addressing mode only

#### 8.8 CONDITIONAL INSTRUCTION EXECUTION TIMES

Table 8-9 lists the timing data for the conditional instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format.

#### Table 8-9. Conditional Instruction Execution Times

Instruction	Displacement	lacement Branch Taken		
	Byte	10(2/0)	8(1/0)	
8cc	Word	10(2/0)	12(2/0)	
	Byte	10(2/0)	-	
BRA	Word	10(2/0)	-	
200	Byte	1B(2/2)	-	
BSR	Word	1B(2/2)	-	
	cc true	-	12(2/0)	
D8cc	cc false, Count Not Expired	10(2/0)	-	
	cc false, Counter Expired	-	14(3/0)	

#### 8.9 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTION TIMES

Table 8-10 lists the timing data for the jump (JMP), jump to subroutine (JSR), load effective address (LEA), push effective address (PEA), and move multiple registers (MOVEM) instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format.

Instruction	Size	(An)	(An) +	- (An)	(d16, An)	(dg, An, Xn) +	(xxx).W	(xxx).L	(d16 PC)	(dg, PC, Xn)*
JMP	-	8(2 0)	-	-	10(20)	14(3 0)	10(2 0)	12(3/0)	10(2/0)	14(3/0)
JSR	-	16(2 2)	-	-	18(2 2)	22(2 2)	18(2 2)	20(3/2)	18(2 2)	22(2 2)
LEA	-	4(10)	-	_	8(20)	12(2 0)	8(2/0)	12(3/0)	8(2/0)	12(2 0)
PEA	-	12(1 2)	_	—	16(2 2)	20(2 2)	16(2'2)	20(3-2)	16(2(2)	20(2'2)
MOVEM	Word	12 + 4n (3 + n 0)	12 + 4n (3 + n 0)	-	16 + 4n (4 + n 0)	18 + 4n (4 + n/0)	<b>16 + 4n</b> (4 + n/0)	<b>20 + 4n</b> (5 + n/0)	16 + 4n (4n 0)	<b>18 + 4n</b> (4 + n/0)
M∳R	Long	12+8n (3+2n 0)	<b>12 + 8n</b> (3 + 2n 0)	-	16+8n (4+2n/0)	<b>18 + 8n</b> (4 + 2n/0)	16+8n (4+2n/0)	<b>20 + 8</b> n (5 + 2n/0)	16 + 8n (4 + 2n/0)	<b>18 + 8n</b> (4 + 2n/0)
MOVEM	Word	8+4n (2 n)	-	8+4n (2 n)	12+4n (3 n)	14 + 4n (3 n)	12+4n (3·n)	16+4n (4 n)	=	=
R ≱ M	Long	8+8n (2.2n)	_	8+8n (2 2n)	12 + 8n (3 2n)	<b>14 + 8n</b> (3 2n)	12 + 8n (3 2n)	16 + 8n (4 2n)	_	-

Table 8-10. JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

n is the number of registers to move.

\* The size of the index register (Xn) does not affect the instruction's execution time.

#### 8.10 MULTI-PRECISION INSTRUCTION EXECUTION TIMES

Table 8-11 lists the timing data for multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store the results, and read the next instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format.

The following notation applies in Table 8-11:

- Dn- Data register operand
- M Memory operand

#### Table 8-11. Multi-Precision Instruction Execution Times

Instruction	Size	op Dn, Dn	op M, M
ADDX	Byte, Word	4/1/0)	18(3/1)
4004	Long '	8(1/0)	30(5/2)
CMPM	Byte, Word		12(3/0)
CIVIEIV	Long		20(5/0)
SUBX	Byte Word	4/1 0/	18(3/1)
3084	Long	8 1 0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1(0)	18(3/1)

#### 8.11 MISCELLANEOUS INSTRUCTION EXECUTION TIMES

Tables 8-12 and 8-13 list the timing data for miscellaneous instructions. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Instruction	Size	Register	Memory
ANDI to CCR	Byte	20(3/0)	-
ANDI to SR	Word	20(3/0)	-
CHK (No Trap)	-	10(1/0) +	-
EORI to CCR	Byte	20(3/0)	-
EORI to SR	Word	20(3/0)	~
ORI to CCR	Byte	20(3/0)	-
ORI to SR	Word	20(3/0)	-
MOVE from SR	-	6(1/0)	8(1/1) +
MOVE to CCR	-	12(1/0)	12(1/0) +
MOVE to SR	-	12(2/0)	12(2/0) +
EXG	-	6(1/0)	-
FXT	Word	4(1/0)	-
EXI	Long	4(1/0)	-
LINK	-	16(2/2)	-
MOVE from USP	-	4(1/0)	
MOVE to USP	-	4(1/0)	-
NOP	-	4(1/0)	-
RESET	~	132(1/0)	-
RTE	-	20(5/0)	-
RTR	-	20(5/0)	-
RTS	-	16(4/0)	-
STOP	-	4(0/0)	-
SWAP	-	4(1/0)	-
TRAPV	-	4(1/0)	-
UNLK	-	12(3/0)	-

#### Table 8-12. Miscellaneous Instruction Execution Times

+ add effective address calculation time

#### Table 8-13. Move Peripheral Instruction Execution Times

Instruction	Size	Register Memory	Memory → Register
MOVEP	Word	16(2/2)	16(4/0)
MOVEP	Long	24(2/4)	24(6/0)

#### 8.12 EXCEPTION PROCESSING EXECUTION TIMES

Table 8-14 lists the timing data for exception processing. The numbers of clock periods include the times for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The total number of clock periods, the number of read cycles, and the number of write cycles are shown in the previously described format. The number of clock periods, the number of read cycles, and the number of write cycles, respectively, must be added to those of the effective address calculation where indicated by a plus sign (+).

Table 8-14. Exception Processing	Execution	Times
----------------------------------	-----------	-------

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
CHK Instruction	40(4/3) +
Divide by Zero	38(4/3) +
Illegal Instruction	34(4/3)
Interrupt	44(5/3)*
Privilege Violation	34(4/3)
RESET	40(6/0)
Trace	34(4/3)
TRAP Instruction	34(4/3)
TRAPV Instruction	34(5/3)

+ add effective address calculation time

 The interrupt acknowledge cycle is assumed to take four clock periods

 Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts

### **APPENDIX D**

### 68000 Peripheral Data Sheets

#### MOTOROLA SEMICONDUCTOR TECHNICAL DATA

#### MC68230

## Technical Summary Parallel Interface/Timer (PI/T)

The MC68230 parallel interface timer (PIT) provides versatile double buffered parallel interfaces and a system oriented timer for MC68000 systems. The parallel interfaces operate in undirectional or bidirectional modes, either 8 or 16 bits wide. In the undirectional modes, an associated data direction register determines whether each port pin is an input or output. In the bidirectional modes, these programmable handshake pins provide an interface flexible enough for connection to a wide variety of low, medium, or high speed peripherals or other computer systems. The PIT ports allow use of vectored or autovectored interrupts, and also provide a DMA request pin for connection to the MC68450 direct memory access controller (DMAC) or a similar circuit. The PIT timer contains a 24-bit wide counter and a 5-bit prescaler. The timer may be clocked by the system clock (PIT CLK pin) or by an external clock (TIN pin), and a 5-bit prescaler can be used. It can generate periodic interrupts, and also be used. It can also be used for elapsed time measurement or as a device watchdog.

Features of the PI'T include:

- M68000 Bus Compatible
- Port Modes Include: Bit I O Unidirectional 8 Bit and 16 Bit Bidirectional 8 Bit and 16 Bit
- Programmable Handshaking Options
- 24-Bit Programmable Timer Modes
- Five Separate Interrupt Vectors, Four of Which May be Dedicated to External Interrupt Service Requests
- Separate Port and Timer Interrupt Service Requests
- Registers are Read Write and Directly Addressable
- · Registers are Addressed for MOVEP (Move Peripheral) and DMAC Compatibility

This document contains information on a new product. Specifications and information herein are subject to change without notice


#### INTRODUCTION

The PI/T consists of two logically independent sections: the ports and the timer. The port section consists of port A (PAO-PA7), port B (PBO-PB7), four handshake pins (H1, H2, H3, and H4), two general input/output (I/O) pins, and six dual-function pins. The dual-function pins can individually operate as a third port (port C) or an alternate function related to either port A, port B, or the timer. The four programmable handshake pins, depending on the mode, can control data transfer to and from the ports, can be used as general-purpose I/O pins, or can be used as interrupt-generating edge-sensitive inputs with corresponding interrupt vector numbers. Refer to Figure 1.

The timer consists of a 24-bit counter, optionally clocked by a 5-bit prescaler. Three pins provide complete timer I/O: PC2/TIN, PC3/TOUT, and PC7/TIACK. Only the ones needed for the given configuration perform the timer function, while the others remain port C I/O. The system bus interface provides for asynchronous transfer of data from the PI/T to a bus master over the data bus (DO-D7). Data transfer acknowledge (DTACK), register selects (RS1-RS5), timer interrupt acknowledge (TIACK), chip select (CS), or port interrupt acknowledge (PIACK) control data transfers between the PI/T and an M68000 processor.

#### PORT MODE DESCRIPTION


The primary focus of most applications will be on port A, port B, the handshake pins, the port interrupt pins, and the DMA request pin. They are controlled in the following way: the port general control register contains a 2-bit field that specifies one of four operation modes. These govern the overall operation of the ports and determine



their interrelationships. Some modes require additional information from each port's control register to further define its operation. In each port control register, there is a 2-bit submode field that serves this purpose. Each port mode/submode combination specifies a set of programmable characteristics that fully define the behavior of that port and two of the handshake pins. This structure is summarized in Table 1 and Figure 2.

Table 1. Port Mode Control Summary


Mode 0 (Unidirectional 8-Bit Mode)	
Port A	
Submode 00 — Pin-Definable Double-Buffered Input or Single-Buffered Output	
H1 — Latches input data	
H2 — Status interrupt generating input, general purpose output, or operation with H1 in the int	erlocked or
pulsed handshake protocols	
Submode 01 — Pin-Definable Double-Buffered Output or Non-Latched Input	
H1 — Indicates data received by peripheral	
H2 — Status interrupt generating input, general-purpose output, or operation with H1 in the int	erlocked or
pulsed handshake protocols	
Submode 1X — Pin-Definable Single-Buffered Output or Non-Latched Input H1 — Status interrupt generating input	
H1 — Status interrupt generating input H2 — Status interrupt generating input or general-purpose output	
Port B	
H3 and H4 — Identical to port A, H1 and H2	
Mode 1 (Unidirectional 16-Bit Mode)	
Port A — Most Significant Data Byte or Non-Latched Input or Single Buffered Output	
Submode XX — (Not Used)	
H1 — Status/interrupt generating input	
H2 — Status interrupt generating input or general-purpose output	
Port B — Least-Significant Data Byte	
Submode X0 — Pin-Definable Double-Buffered Input or Single- Buffered Output	
H3 — Latches input data	
H4 — Status interrupt generating input, general-purpose output, or opereation with H3 in the int	erlocked or
pulsed handshake protocols	
Submode X1 — Pin-Definable Double-Buffered Output or Non-Latched Input H3 — Indicates data received by peripheral	
H3 — Indicates data received by peripheral H4 — Status interrupt generating input, general-purpose output, or operation with H3 in the int	aslashad as
pulsed handshake protocols	enocked or
Mode 2 (Bidirectional 8-Bit Mode)	
Port A — Bit I O	
Submode XX — (Not Used)	
Port B — Double-Buffered Bidirectional Data	
Submode XX — (Not Used)	
H1 — Indicates output data received by the peripheral and controls output drivers	
H2 — Operating with H1 in the interlocked or pulsed output handshake protocols	
H3 — Latches input data	
H4 — Operation with H3 in the interlocked or pulsed input protocols	
Mode 3 (Bidirectional 16-Bit Mode)	
Port A — Double-Buffered Bidirectional Data (Most-Significant Data Byte)	
Submode XX — (Not Used)	
Port B — Double-Buffered Bidirectional Data (Least-Significant Data Byte) Submode XX — (Not Used)	
H1 — Indicates output data received by peripheral and controls output drivers	
H2 — Operation with H1 in the interlocked or pulsed output handshake protocols H3 — Latches input data	
H3 — Catches input data H4 — Operation with H3 in the interlocked or pulsed input handshake protocols	
operation with ho in the interfocked of pulsed input nandshake protocols	






MODE 0 SUBMODE 00

PIN-DEFINABLE DOUBLE-BUFFERED INPUT OR SINGLE-BUFFERED OUTPUT




MODE 0

SUBMDDE 01 PIN-DEFINABLE DOUBLE-BUFFERED DUTPUT OR NON-LATCHED INPUT




#### MDDE 0


SUBMODE 1X PIN-DEFINABLE SINGLE BUFFERED DUTPUT OR NON-LATCHED INPUT




MODE 1 PORT 8 SUBMODE XD PIN-DEFINABLE DOUBLE-BUFFERED INPUT DR SINGLE BUFFERED DUTPUT







MDDE 2 PORT A - 8IT I/D PDRT B - DDUBLE BUFFERED BIDIRECTIONAL DATA








Figure 2. Port Mode Layout

#### SIGNAL DESCRIPTION

The input and output signals are illustrated functionally in Figure 3 and described in the following paragraphs.



\* Individually Programmable Dual-Function Pin



#### **BIDIRECTIONAL DATA BUS (D0-D7)**

The data bus pins, D0-D7, form an 8-bit bidirectional data bus to from an M68000 bus master. These pins are active high.

#### **REGISTER SELECTS (RS1-RS5)**

The register select pins, RS1-RS5, are active high highimpedance inputs that determine which of the 23 internal registers is being selected. They are provided by the M68000 bus master or other bus master.

#### READ/WRITE (R/W)

 $R \overline{W}$  is a high-impedance read/write input signal from the M68000 bus master, indicating whether the current bus cycle is a read (high) or write (low) cycle.

#### CHIP SELECT (CS)

CS is a high-impedance input that selects the PI/T registers for the current bus cycle. The data strobe (upper or lower) of the bus master, along with the appropriate address bits, must be included in the chip-select equation. A low level corresponds to an asserted chip select.

#### DATA TRANSFER ACKNOWLEDGE (DTACK)

DTACK is an active low output that signals the completion of the bus cycle. During read or interrupt acknowledge cycles, DTACK is asserted after data has been provided on the data bus; during write cycles it is asserted after data has been accepted at the data bus. Data transfer acknowledge is compatible with the MC68000 and with other M68000 bus mastsers such as the MC68450 direct memory access controller (DMAC). A pullup resistor is required to maintain DTACK high between bus cycles.

#### RESET (RESET)

RESET is a high-impedance input used to initialize all PI/T functions. All control and data direction registers are cleared and most internal operations are disabled by the assertion of RESET (low).

#### CLOCK (CLK)

The clock pin is a high-impedance TTL-compatible signal with the same specifications as the MC68000. The PI/T contains dynamic logic throughout, and hence this clock must not be gated off at any time. It is not necessary that this clock maintain any particular phase relationship with the M68000 system clock. It may be connected to an independent frequency source (faster or slower) as long as all bus specifications are met.

#### PORT A AND PORT B (PA0-PA7 and PB0-PB7)

Ports A and B are 8-bit ports that may be concatenated to form a 16-bit port in certain modes. The ports may be controlled in conjunction with the handshake pins H1-H4. For stabilization during system power up, ports A and B have internal pullup resistors to V<sub>CC</sub>. All port pins are active high.

#### HANDSHAKE PINS (H1-H4)

Handshake pins H1-H4 are multi-purpose pins that (depending on the operational mode) may provide an interlocked handshake, interruptgenerating edge-sensitive inputs (independent of data transfers), or simple I/O pins. For stabilization during system power up, H2 and H4 have internal pullup resistors to V<sub>CC</sub>. The sense of H1-H4 (active high or low) may be programmed in bits 3-0 of the port general contol register. Independent of the mode, the instantaneous level of the handshake pins can be read from the port status register.

#### PORT C (PC0-PC7/ALTERNATE FUNCTION)

This port can be used as eight general purpose l/O pins (PC0-PC7) or any combination of six special function pins and two general purpose l/O pins (PC0-PC1). Each dualfunction pin can be a standard l/O or a special function independent of the other port C pins. When used as a port C pin, these pins are active high. They may be individually programmed as inputs or outputs by the port C data direction register. The dual function pins are defined in the following paragraphs.

The alternate functions TIN, TOUT, and TIACK are timer I/O pins. TIN may be used as a rising-edge triggered external clock input or an external run/halt control pin (the timer is in the run state if run/halt is high and in the halt state if run/halt is low). TOUT may provide an active low timer interrupt request output or a generaf-purpose square-wave output, initially high. TIACK is an active low high-impedance input used for timer interrupt acknowledge.

The port functions of the PI/T (ports A and B) have an independent pair of active low interrupt request (PIRQ) and interrupt acknowledge (PIACK) pins.

The DMAREQ (direct memory access request) pin provides an active low direct memory access controller request pulse for three clock cycles, completely compatible with the MC68450 DMAC. Note that if these pins are used for an alternate function, the corresponding bit in the Port C Data Direction Register must be programmed as an input (0).

#### SIGNAL SUMMARY

Table 2 is a summary of all the signals discussed in the previous paragraphs.

#### **BUS INTERFACE OPERATION**

The PI/T has an asynchronous bus interface, primarily designed for use with an MC68000 microprocessor. With care, however, it can be connected to synchronous microprocessor buses.

In an asynchronous system the PIT clock may operate at a significantly different frequency, either higher or lower, than the bus master and other system components, as long as all bus specifications are met. The MC68230 CLK pin, has the same specifications as the MC68030 CLK pin, and must not be gated off at any time. The following signals generate normal read and write cycles to the PI/T: CS (chip select), R/W (read/write), RS1 (RS5 (five register select bits), DO-D7 (the 8-bit bidirectional data bus), and  $\overline{DTACK}$  (data transfer acknowledge). To generate interrupt acknowledge cycles, PC6/ $\overline{PIACK}$  or  $PC7/\overline{TIACK}$  (is used instead of CS, and the register select pins are ignored. No combination of the following pin functions may be asserted simultaneously: CS, PIACK, or  $\overline{TIACK}$ .

#### TIMER OPERATION

The MC68230 timer can provide several facilities needed by MC68000 operating systems. It can generate periodic interrupts, a square wave, or a single interrupt after a programmed time period. Also, it can be used for elapsed time measurement or as a device watchdog.

The PI timer contains a 24-bit synchronous down counter that is loaded from three 8-bit counter preload registers. The 24-bit counter may be clocked by the output of a 5-bit (divide-by-32) prescaler or by an external timer input (TIN). If the prescaler is used, it may be clocked by the system clock (CLK pin) or by the TIN external input. The counter signals the occurrence of an event primarily

Signal Name	Input/Output	Active State	Edge/Level Sensitive	Output States
CLK	Input		Falling and Rising Edge	
<u>cs</u>	Input	Low	Level	
D0-D7	Input/Output	High = 1, low = 0	Level	High, Low, High Impedance
DMAREQ	Output	Low		High, Low
DTACK	Output	Low		High, Low, High Impedance*
H1(H3)***	Input	Low or High	Asserted Edge	
H2)H4**	Input or Output	Low or High	Asserted Edge	High, Low, High Impedance
PA0-PA7**, PB0-PB7** PC0-PC7	Input/Output Input or Output	High = 1, Low = 0	Level	High, Low, High Impedance
PIACK	Input	Low	Level	
PIRQ	Output	Low		Low, High Impedance*
RS1-RS5	Input	High = 1, Low = 0	Level	
R/W	Input	High Read, Low Write	Level	
RESET	Input	Low	Level	
TIACK	Input	Low	Level	
TIN (External Clock)	Input		Rising Edge	
TIN (Run/Halt)	Input	High	Level	
TOUT (Square Wave)	Output	Low		High, Low
TOUT (TIRQ)	Output	Low		Low, High Impedance*

#### Table 2. Signal Summary

\*Pullup resistors required.

\*\*Note these pins have internal pullup resistors.

\*\*\*H1 is level sensitive for output buffer control in modes 2 and 3.

through zero detection. (A zero is when the counter of the 24-bit timer is equal to zero). This sets the zero detect status (ZDS) bit in the timer status register. It may be checked by the processor or may be used to generate a timer interrupt. The ZDS bit can be reset by writing a one to the timer status register in that bit position independent of timer operation.

The general operation of the timer is flexible and easily programmable. The timer is fully configured and controlled by programming the 8-bit timer control register. It controls: 1) the choice between the port C operation of three timer pins, 2) whether the counter is loaded from the counter preload register or rolls over when zero detect is reached, 3) the clock input, 4) whether the prescaler is used, and 5) whether the timer is enabled.

#### **REGISTER MODEL**

A register model that includes the corresponding register selects is shown in Table 3.

-	S	egis Sele Bits 3	ct i		7	6	5	4	3	2	1	0	Register Value After RESET (Hex Value)	
	0			0	Port		H34 Enable	H12 Enable	H4 Sense	H3 Sense	H2 Sense	H1 Sense	0 0	Port General Control Register
0	0	0	0	1	*	SVO	CRQ ect		PF		ort Interru ority Cont		0 0	Port Service Request Register
0	0	0	1	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	0 0	Port A Data Direction Register
0	0	0	1	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit	0 0	Port B Data Direction Register
0	0	1	0	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	0 0	Port C Data Direction Register
0	0	1	0	1		Int	errupt Ve	ctor Num	ber		•	:	0 F	Port Interrupt Vector Register
0	0	1	1	0		rt A node		H2 Contra	d	H2 Int Enable	H1 SVCRQ Enable	H1 Stat Control	0 0	Port A Control Register
0	0	1	1	1		rt B node		H4 Contro	ıl	H4 Int Enable	H3 SVCRQ Enable	H3 Stat Control	0 0	Port B Control Register
0	1	0	0	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	• •	Port A Data Register
0	1	0	0	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	• •	Port B Data Register
0	1	0	1	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	•••	Port A Alternate Register
0	1	0	1	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	•••	Port B Alternate Register
0	1	1	0	0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	••••	Port C Data Register
0	1	1	0	1	H4 Level	H3 Level	H2 Level	H1 Level	H4S	H3S	H2S	H1S	••••	Port Status Register
0	1	1	1	0	•	•	•	•	•	•	•	+	0 0	(Null)
0	1	1	1	1	•	•	•	•	٠	•	•	•	0 0	(Null)

#### Table 3. Register Model (Sheet 1 of 2)

\*Unused, read as zero

\*\*Value before RESET

\*\*\*Current value on pins \*\*\*\*Undetermined value

	S	egis Sele Bit:	ct s										Regis Val Aft RES (He	er ET	
5	4	3	2	1	7	6	5	4	3	2	1	0	Valu	ue)	
1	0	0	0	0	т	OUT TIAC Control	ĸ	Z D Control		ock trol		Timer Enable	0	0	Timer Control Register
1	0	0	0	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	0	F	Timer Interrupt Vector Register
1	0	0	1	0	•	•	•	•	•	•	•	•	0	0	(Null)
1	0	0	1	1	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	•	•	Counter Preload Register (High)
1	0	1	0	0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	•	•	Counter Preload Register (Mid)
1	0	1	0	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	•	•	Counter Preload Register (Low)
1	0	1	1	0	•	•	•	•	•	•	•	•	0	0	(Null)
1	0	1	1	1	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	•	٠	Count Register (High)
1	1	0	0	0	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	•	•	Count Register (Mid)
1	1	0	0	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	•	•	Count Register (Low)
1	1	0	1	0	•	•	•	•	+	•	•	ZDŠ	0	0	Timer Status
1	1	0	1	1	•	•	•	•	•	•	•	•	0	0	(Null)
1	1	1	0	0	•	•	•	•	•	•	•	•	0	0	(Null)
1	1	1	0	1	•	•	•	•	•	•	•	•	0	0	(Null)
1	1	1	1	0	•	•	•	•	•	•	•	•	0	0	(Null)
1	1	1	1	1	•	•	•	•	•	•	•	•	0	0	(Null)

#### Table 3. Register Model (Sheet 2 of 2)

\*Unused, read as zero

\*\*Value before RESET

#### ELECTRICAL SPECIFICATIONS

#### MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	Vcc	- 0.3 to + 7.0	V
Input Voltage	V <sub>in</sub>	- 0.3 to + 7.0	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precutations be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>).

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value (Max)	Symbol	Value (Max)	Rating
Thermal Resistance Ceramic (L/LC) Plastic (P)	ΑL <sup>θ</sup>	40 40	θJC	15° 20°	°C W

#### MOTOROLA SEMICONDUCTOR TECHNICAL DATA

#### MC68681

#### **TechnicalSummary**

#### Dual Asynchronous Receiver/Transmitter (DUART)

The MC68681 dual universal asynchronous receiver transmitter (DUART) is part of the M68000 Family of peripherals and directly interfaces to the MC68000 processor via an asynchronous bus structure. The MC68681 consists of eight major sections: internal control logic, timing logic, interrupt control logic, a bidirectional 8-bit data bus buffer, two independent communication channels (A and B), a 6-bit parallel input port, and an 8-bit parallel output port.

Figure 1 illustrates the basic block diagram of the MC68681 and should be referred to during the discussion of its features which include the following:

- M68000 Bus Compatible
- Two Independent Full-Duplex Asynchronous Receiver/Transmitter Channels
- Maximum Data Transfer
  - 1X-1 MB second
  - 16X-125 kB/second
- Quadruple-Buffered Receiver Data Registers
- Double-Buffered Transmitter Data Registers
- Independently Programmable Baud Rate for Each Receiver and Transmitter Selectable From: — 18 Fixed Rates: 50 to 38.4k Baud
  - One User Defined Rate Derived from a Programmable Timer/Counter
    - One Oser Defined Rate Derived from a Programmabi — External 1X Clock or 16X Clock
- Programmable Data Format
  - Five to Eight Data Bits plus Parity
  - Odd, Even, No Parity, or Force Parity
  - One, One and One-Half, or Two Stop Bits Programmable in One-Sixteenth Bit Increments
- Programmable Channel Modes
  - Normal (Full Duplex)
  - Automatic Echo
  - Local Loopback
  - Remote Loopback
- Automatic Wake-up Mode for Multidrop Applications
- Multi-Function 6-Bit Input Port
  - Can Serve as Clock or Control Inputs
  - Change-of-State Detection on Four Inputs
- Multi-Function 8-Bit Output Port
  - Individual Bit Set/Reset Capability
  - Outputs Can be Programmed to be Status/Interrupt Signals
- Multi-Function 16-Bit Programmable Counter/Timer
- Versatile Interrupt System
  - Single Interrupt Output with Eight Maskable Interrupting Conditions
  - Interrupt Vector Output on Interrupt Acknowledge
  - Output Port Can be Configured to Provide a Total of Up to Six Separate Wire-ORable Interrupt Outputs

This document contains information on a new product. Specifications and information herein are subject to change without notice.




Figure 1. Block Diagram

#### **FEATURES** (Continued)

- · Parity, Framing, and Overrun Error Detection
- · False-Start Bit Detection
- Line-Break Detection and Generation
- Detects Break Which Originates in the Middle of a Character
- Start-End Break Interrupt/Status
- On-Chip Crystal Oscillator
- TTL Comaptible
- Single +5 V Power Supply

#### INTERNAL CONTROL LOGIC

The internal control logic receives operation commands from the central processing unit (CPU) and generates appropriate signals to the internal sections to control device operation. It allows the registers within the DUART to be accessed and various commands to be performed by decoding the four register-select lines (RS1 through RS4). Besides the four register-select lines, there are three other inputs to the internal control logic from the CPU: read/write (R/W), which allows read and write transfers between the CPU and DUART via the data bus buffer; chip select (CS), which is the DUART chip select; and reset (RESET), which is used to initialize or reset the DUART. Output from the internal control logic is the data transfer acknowledge (DTACK) signal which is asserted during read, write, or interrupt acknowledge cycles. DTACK indicates to the CPU that data has been latched on a CPU write cycle or that valid data is present on the data bus during a CPU read cycle or interrupt acknowledge (IACK) cycle.

#### TIMING LOGIC

The timing logic consists of a crystal oscillator, a baudrate generator (BRG), a programmable 16-bit counter/ timer (CT), and four clock selectors. The crystal oscillator operates directly from a 3.6864 MHz crystal connected across the X1/CLK and X2 inputs or from an external clock of the appropriate frequency connected to X1/CLK. The clock serves as the basic timing reference for the baudrate generator, the counter/timer, and other internal circuits. A clock signal, within the limits given in ELECTRI-CAL SPECIFICATIONS, must always be supplied to the DUART.

The baud-rate generator operates from the oscillator or external clock input and is capable of generating 18 commonly used data communication baud rates ranging from 50 to 38.4k by producing internal clock outputs at 16 times the actual baud rate. The counter/timer can be used in the timer mode to produce a 16X clock for any other baud rate by counting down the crystal clock or external clock. Other baud rates may also be derived by connecting 16X or 1X clocks to certain input port pins which have alternate functions as receiver or transmitter

The 16-bit counter/timer (C/T) included within the DUART and timing logic can be programmed to use one of several timing sources as its input. The output of the counter/timer is available to the internal clock selectors and can also be programmed to be a parallel output at OP3. In the timer mode, the counter/timer acts as a programmable divider and can be used to generate a squarewave output at OP3. In the counter mode, the contents of the counter/timer can be read by the CPU and it can be stopped and started under program control. The counter counts down the number of pulses stored in the concatenation of the counter/timer upper register and counter/timer lower register and produces an interrupt. This is a system oriented feature which may be used to keep track of timeouts when implementing various application protocols.

#### INTERRUPT CONTROL LOGIC

The following registers are associated with the interrupt control logic: interrupt mask register (IMR), interrupt status register (ISR), auxiliary control register (ACR), and interrupt vector register (IVR).

A single active-low interrupt output ( $\overline{IRQ}$ ) is provided which can be used to notify the processor that any of eight internal events has occurred. The interrupt mask register (IMR) can be programmed to select only certain conditions which cause IRQ to be asserted while the interrupt status register (ISR) can be read by the CPU to determine all currently active interrupting conditions. When an active-low interrupt acknowledge signal (IACK) from the processor is asserted while the DUART has an interrupt pending, the DUART will place the contents of the interrupt vector register (IVR) (i.e., the interrupt vector) on the data bus and assert the data transfer acknowledge signal ( $\overline{DTACK}$ ).

In addition, the DUART offers the ability to program the parallel outputs OP3 through OP7 to provide discrete interrupt outputs for the transmitters, the receivers, and the counter/timer.

#### DATA BUS BUFFER

The data bus buffer provides the interface between the external and internal data buses. It is controlled by the internal control logic to allow read and write data transfer operations to take place between the controlling CPU and DUART by way of the eight parallel data lines (D0 through D7).

#### COMMUNICATION CHANNELS A AND B

Each communication channel comprises a full-duplex asynchronous receiver transmitter (UART). The operating frequency for each receiver and each transmitter can be selected independently from the baud-rate generator, the counter/timer, or from an external clock.

The transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate start, stop, and optional parity bits, and outputs a composite serial stream of data on the TxD output pin. The receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for a start bit, stop bit, parity bit (if any), or break condition, and transfers an assembled character to the CPU during read operations.

#### INPUT PORT

The inputs to this unlatched 6-bit port (IP0 through IP5) can be read by the CPU by performing a read operation. High or low inputs to the input port result in the CPU reading a logic one or logic zero, respectively; that is there is no inversion of the logic level. Since the input port is a 6-bit port, performing a read operation will result in D7 being read as a logic one and D6 reflecting the logic level of IACK. Besides general-purpose inputs, the inputs to this port can be individually assigned specific auxiliary functions serving the communication channels.

Four change-of-state detectors, also provided within the input port, are associated with inputs IP0, IP1, IP2, and IP3. A high-to-low or low-to-high transition of these inputs lasting longer than 25 to 30 microseconds (bestto-worst case times) will set the corresponding bit in the input port change register (IPCR). The bits are cleared when the register is read by the CPU. Also, the DUART can be programmed so any particular change of state can generate an interrupt to the CPU. The DUART recognizes a level change on an input pin internally only after it has sampled the new level on the pin for two successive pulses of the sampling clock. The sampling clock is 38.4 kHz and is derived from one of the baud-rate generator taps. The resulting sampling period is slightly more than 25 microseconds (this assumes that the clock input is 3.6864 MHz). Subsequently, if the level change occurs on or just before a sampling pulse, it will be recognized internally after 25 microseconds. However, if the level change occurs just after a sampling pulse, it will be sampled the first time after 25 microseconds. Thus, in this case the level change will not be recognized internally until 50 microseconds after the level change took place on the pin.

#### OUTPUT PORT

This 8-bit multi-purpose output port can be used as a general-purpose output port. Associated with the output port is an output port register (OPR).

All bits of the output port register can be individually set and reset. A bit is set by performing a write operation at the appropriate address with the accompanying data specifying the bits to be set (one equals set and zero equals no change). Similarly, a bit is reset by performing a write operation at another address with the accompanying data specifying the bits to be reset (one equals reset and zero equals no change). The output port register stores data that is to be output at the output port pins. Unlike the input port, if a particular bit of the output port register is set to a logic one or logic zero the output pin will be at a low or high level, respectively. Thus, a logic **inversion** takes place internal to the DUART with respect to this register. The outputs are complements of the data contained in the output port register.

Besides general-purpose outputs, the outputs can be individually assigned specific auxiliary functions serving the communication channels. The assignment is accomplished by appropriately programming the channel A and B mode registers (MR1A, MR1B, MR2A, and MR2B) and the output port configuration register (OPCR).

#### SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals.

#### NOTE

The terms assertion and negation will be used extensively. This is done to avoid confusion when dealing with a mixture of "active low" and "active high" signals. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.

#### VCC AND GND

Power is supplied to the DUART using these two signals.  $V_{CC}$  is power (+5 volts) and GND is the ground connection.

#### CRYSTAL INPUT OR EXTERNAL CLOCK (X1/CLK)

This input is one of two connections to a crystal or a connection to an external clock. A crystal or a clock, within the specified limits, must be supplied at all times. If a crystal is used, a capacitor of approximately 10 to 15 picofarads should be connected from this pin to ground.

#### **CRYSTAL INPUT (X2)**

This input is an additional connection to a crystal. If an external TTL-level clock is used, this pin should be tied to ground. If a crystal is used, a capacitor of approximately 0 to 5 picofarads should be connected from this pin to ground.

#### RESET (RESET)

The DUART can be reset by asserting the RESET signal or by programming the appropriate command register. A hardware reset, assertion of RESET, clears status registers A and B (SRA and SRB), the interrupt mask register (IMR), the interrupt status register (ISR), the output port register (OPR), and the output port configuration register (OPCR). RESET initializes the interrupt vector register (IVR) to 07<sub>16</sub>, places parallel outputs OPO through OP3 in the high state, places the counter timer in timer mode, and

places channels A and B in the inactive state with the channel A transmitter serial-data output (TxDA) and channel B transmitter serial-data output (TxDB) in the mark (high) state.

Software resets are not as encompassing and are achieved by appropriately programming the channel A and/or B command register. Reset commands can be programmed through the command register to reset the receiver, transmitter, error status, or break-change interrupts for each channel.

#### CHIP SELECT (CS)

This active low input signal, when low, enables data transfers between the CPU and DUART on the data lines (D0 through D7). These data transfers are controlled by read/write (R $\overline{W}$ ) and the register-select inputs (RS1 through RS4). When chip select is high the D0 through D7 data lines are placed in the high-impedance state.

#### READ/WRITE (R/W)

When high, this input indicates a read cycle, and when low, it indicates a write cycle. A cycle is initiated by assertion of the chip-select input.

#### DATA TRANSFER ACKNOWLEDGE (DTACK)

This three-state active low open-drain output is asserted in read, write, or interrupt acknowledge (IACK) cycles to indicate the proper transfer of data between the CPU and DUART.

#### **REGISTER-SELECT BUS (RS1 THROUGH RS4)**

The register-select bus lines during read write operations select the DUART internal registers, ports, or commands.

#### DATA BUS (D0 THROUGH D7)

These bidirectional three-state data lines are used to transfer commands, data, and status between the CPU and DUART. D0 is the least-significant bit.

#### INTERRUPT REQUEST (IRQ)

This active low, open-drain output signals the CPU that one or more of the eight maskable interrupting conditions are true.

#### INTERRUPT ACKNOWLEDGE (IACK)

This active low input indicates an interrupt acknowledge cycle. If there is an interrupt pending (IRO asserted) and this pin asserted, the DUART responds by placing the interrupt vector on the data bus and then asserting DTACK. If there is not an interrupt pending (IRO negated), the DUART ignores the status of this pin.

#### CHANNEL A TRANSMITTER SERIAL-DATA OUTPUT (TxDA)

This signal is the transmitter serial-data output for channel A. The least-significant bit is transmitted first. This output is held high (mark condition) when the transmitter is disabled, idle, or operating in the local loopback mode. (Mark is high and space is low.) Data is shifted out this pin on the falling edge of the programmed clock source.

#### CHANNEL A RECEIVER SERIAL-DATA INPUT (RxDA)

This signal is the receiver serial-data input for charme A. The least-significant bit is received first. Data on this pin is sampled on the rising edge of the programmed clock source.

#### CHANNEL B TRANSMITTER SERIAL-DATA OUTPUT (TxDB)

This signal is the transmitter serial-data output for channel B. The least-significant bit is transmitted first. The output is held high imark condition when the transmitter is disabled, idle, or operating in the local loopback mode. Data is shifted out this pin on the failing edge of the programmed clock source.

#### CHANNEL B RECEIVER SERIAL-DATA INPUT (RxDB)

This signal is the receiver serial-data input for channel B. The least-significant bit is received first. Data on this pin is sampled on the rising edge of the programmed clock source.

#### PARALLEL INPUTS (IP0 THROUGH IP5)

Each of the parallel inputs (IP0 through IP5) can be used as general-purpose inputs. However, each one has an alternate function(s) which is described in the following paragraphs.

- IP0 This input can be used as the channel A clear-tosend active low input (CTSA). A change-of-state detector is also sassociated with this input.
- IP1 This input can be used as the channel B clear-tosend active low input (CTSB). A change-of-state detector is also associated with this input.
- IP2 This input can be used as the channel B receiver external clock input (RxCB), or the counter timer external clock input. When this input is used as the external clock by the receiver, the received data is sampled on the rising edge of the clock. A changeof-state detector is also associated with this input.
- IP3 This input can be used as the channel A transmitter external clock input (TxCA). When this input is used as the external clock by the transmitter, the transmitted data is clocked on the falling edge of the clock. A change-of-state detector is also associated with this input.
- IP4 This input can be used as the channel A receiver external clock input (RXCA). When this input is used as the external clock by the receiver, the received data is sampled on the rising edge of the clock.
- IP5 This input can be used as the channel B transmitter external clock (TxCB). When this input is used as the external clock by the transmitter, the transmitted data is clocked on the falling edge of the clock.

#### PARALLEL OUTPUTS (OP0 THROUGH OP7)

Each of the parallel outputs can be used as generalpurpose outputs. However, each one has an alternate function(s) which is described in the following paragraphs.

- OP0 This output can be used as the channel A active low request-to-send (RTSA) output. When used for this function, it is automatically negated and reasserted by either the receiver or transmitter.
- OP1 This output can be used as the channel B active low request-to-send (RTSB) output. When used for this function, it is negated and reasserted automatically by either the receiver or transmitter.
- OP2 This output can be used as the channel A transmitter 1X-clock or 16X-clock output, or the channel A receiver 1X-clock output.
- OP3 This output can be used as the open-drain active low counter-ready output, the open-drain timer output, the channel B transmitter 1X-clock output, or the channel B receiver 1X-clock output.

- OP4 This output can be used as the channel A opendrain active-low receiver-ready or buffer-full interrupt outputs (RxRDYA FFULLA) by appropriately programming bit 6 of mode register 1A.
- OPS This output can be used as the channel B opendrain active-low receiver-ready or buffer-full interrupt outputs (RxRDYB FFULLB) by appropriately programming bit 6 of mode register 1B.
- OP6 This output can be used as the channel A opendrain active-low transmitter-ready interrupt output (TxRDYA) by appropriately programming bit 6 of the output port configuration regiser.
- OP7 This output can be used as the channel B opendrain active-low transmitter-ready interrupt output (TxRDYB) by appropriately programming bit 7 of the output port configuration register.

#### SIGNAL SUMMARY

Table 1 provides a summary of all the MC68681 signals described above.

Signal Name	Mnemonic	Pin No.	Input/Output	Active State
Power Supply (+5 V)	Vcc	40	Input	High
Ground	GND	20	Input	Low
Crystal Input or External Clock	X1/CLK	32	Input	-
Crystal Input	X2	33	Input	-
Reset	RESET	34	Input	Low
Chip Select	CS	35	Input	Low
Read/Write	R∕₩	8	Input	High/Low
Data Transfer Acknowledge	DTACK	9	Output*	Low
Register-Select Bus Bit 4	RS4	6	Input	High
Register-Select Bus Bit 3	RS3	5	Input	High
Register-Select Bus Bit 2	RS2	3	Input	High
Register-Select Bus Bit 1	RS1	1	Input	High
Bidirectional-Data Bus Bit 7	D7	19	Input/Output	High
Bidirectional-Data Bus Bit 6	D6	22	Input/Output	High
Bidirectional-Data Bus Bit 5	D5	18	Input/Output	High
Bidirectional-Data Bus Bit 4	D4	23	Input/Output	High
Bidirectional-Data Bus Bit 3	D3	17	Input/Output	High
Bidirectional-Data Bus Bit 2	D2	24	Input/Output	High
Bidirectional-Data Bus Bit 1	D1	16	Input/Output	High
Bidirectional-Data Bus Bit 0 (Least-Significant Bit)	D0	25	Input Output	High
Interrupt Request	ĪRQ	21	Output*	Low
Interrupt Acknowledge	IACK	37	Input	Low
Channel A Transmitter Serial Data	TxDA	30	Output	-
Channel A Receiver Serial Data	BxDA	31	Input	_

#### Table 1. Signal Summary (Sheet 1 of 2)

Signal Name	Mnemonic	Pin No.	Input/Output	Active State
Channel B Transmitter Serial Data	TxDB	11	Output	-
Channel B Receiver Serial Data	R×DB	10	Input	_
Parallel Input 5	IP5	38	Input	_
Parallel Input 4	IP4	39	Input	-
Parallel Input 3	IP3	2	Input	-
Parallel Input 2	IP2	36	Input	-
Parallel Input 1	IP1	4	Input	-
Parallel Input 0	IPO	7	Input	-
Parallel Output 7	OP7	15	Output**	-
Parallel Output 6	OP6	26	Output**	-
Parallel Output 5	OP5	14	Output**	-
Parallel Output 4	OP4	27	Output**	-
Parallel Output 3	OP3	13	Output**	_
Parallel Output 2	OP2	28	Output	-
Parallel Output 1	OP1	12	Output	-
Parallel Output 0	OP0	29	Output	_

#### Table 1. Signal Summary (Sheet 2 of 2)

\*Requires a pullup resistor.

\*\*May require a pullup resistor, depending upon its programmed function.

#### PROGRAMMING AND REGISTER DESCRIPTION

The operation of the DUART is programmed by writing control words into the appropriate registers. Operational feedback is provided by way of the status registers which can be read by the CPU. The DUART register address and address-triggered commands are described in Table 2.

Figure 2 illustrates a block diagram of the DUART from a programming standpoint and details the register configuration for each block. The locations marked "do nat access" should never be read during normal operation. They are used by the factory for testing purposes.

Tables 3 and 4 are provided to illustrate the various input port pin functions and output port pin functions respectively.

Table 5 is provided to illustrate the various clock sources which may be selected for the counter and timer. More detailed information can be obtained from Table 6.

Care should be exercised if the contents of a register is changed during receiver/transmitter operation since certain changes may cause undesired results. For example, changing the number of bits-per-character while the transmitter is active may cause the transmission of an incorrect character. The contents of the mode registers (MR), the clock-select register (CSR), the output port configuration register (OPCR), and bit 7 of the auxiliary control register (ACR[7]) should only be changed after the receiver(s) and transmitter(s) have been issued software Rx and Tx reset commands. Similarly, certain changes to the auxiliary control register (ACR bits six through four) should only be made while the counter timer (CT) is not used (i.e., stopped if in counter mode, output and or interrupt masked in timer mode).

Mode registers one and two of each channel are accessed via independent auxiliary pointers. The pointer is set to channel A mode register one (MR1A) and channel B mode register one (MR1B) by RESET or by issuing a "reset pointer" command via the corresponding command register. Any read of write of the mode register while the pointer is at MR1A or MR1B switches the pointer to channel A mode register two (MR2A) or channel B mode register 2 (MR2B). The pointer then remains at MR2A or MR2B. So, subsequent accesses will address MR2A or MR2B, unless the pointer is reset to MR1A or MR1B as described above.

Mode, command, clock-select, and status register are duplicated for each channel to provide total independent operation and control. Refer to Table 6 for descriptions of the register and input and output port bits.




Figure 2. Programming Block Diagram

444

RS4	RS3	RS2	RS1	Read (R/W = 1)	Write (R/W = 0)
0	0	0	0	Mode Register A (MR1A, MR2A)	Mode Register A (MR1A, MR2A)
0	0	0	1	Status Register A (SRA)	Clock-Select Register A (CSRA)
0	0	1	0	Do Not Access*	Command Register A CRA)
0	0	1	1	Receiver Buffer A (RBA)	Transmitter Buffer A (TBA)
0	1	0	0	Input Port Change Register (IPCR)	Auxiliary Control Register (ACR)
0	1	0	1	Interrupt Status Register (ISR)	Interrupt Mask Register (IMR)
0	1	1	0	Counter Mode: Current MSB of Counter (CUR)	Counter/Timer Upper Register (CTUR)
0	1	1	1	Counter Mode/ Current LSB of Counter (CLR)	Counter/Timer Lower Register (CTLR)
1	0	0	0	Mode Register B (MR1B, MR2B)	Mode Register B (MR1B, MR2B)
1	0	0	1	Status Register B (SRB)	Clock-Select Register B (CSRB)
1	0	1	0	Do Not Access*	Comand Register B (CRB)
1	0	1	1	Receiver Buffer B (RBB)	Transmitter Buffer B (TBB)
1	1	0	0	Interrupt-Vector Register (IVR)	Interrupt-Vector Register (IVR)
1	1	0	1	Input Port (Unlatched)	Output Port Configuration Register (OPCR)
1	1	1	0	Start-Counter Command**	Output Port Register (OPR) Bit Set Command**
1	1	1	1	Stop-Counter Command**	Output Port Register (OPR) Bit Reset Command**

#### Table 2. Register Addressing and Address-Triggered Commands

\*This address location is used for factory testing of the DUART and should not be read. Reading this location will result in undesired effects and possible incorrect transmission or reception of characters. Register contents may also be changed.

\*\*Address triggered commands.

	Input Port Pin										
Function	IP5	IP4	IP3	IP2	IP1	IP0					
General Purpose	Default	Default	Default	Default	Default	Default					
Change-of-State Detector			Default	Default	Default	Default					
External Counter 1X Clock Input				ACR[6 4] • = 000							
External Timer 16X Clock Input				ACR[6 4] * = 100							
External Timer 1X Clock Input				ACR[6 4] * = 101							
RxCA 16X		CSRA[7 4] = 1110									
RxCA 1X		CSRA[7 4] = 1111									
TxCA 16X			CSRA[3.0] = 1110			_					
TxCA 1X			CSRA[3 0] = 1111								
R×CB 16X				CSRB[7 4] = 1110							
RxCB 1X				CSRB[7 4] = 1111							
TxCB 16X	CSRB[3:0] = 1110										
TxCB 1X	CSRB[3:0] = 1111										
TxCTSA						MR2A[4] = 1					
TxCTSB					MR2B[4] = 1						

#### Table 3. Programming of Input Port Functions

NOTE: Default refers to the function the input port pins perform when not used in one of the other modes. Only those functions which show the register programming are available for use.

• In these modes, because IP2 is used for the counter/timer-clock input, it is not available for use as the channel B receiver-clock input

#### Table 4. Programming of Output Port Functions

	Output Port Pin											
Function	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
General Purpose	OPCR[7]=0	OPCR[6] = 0	OPCR[5] = 0	OPCR[4] = 0	OPCR[3:2] = 00	OPCR[10] = 00	MR1B[7] = 0 MR2B[5] = 0	MR1A[7] = 0 MR2A[5] = 0				
CTRDY					OPCR[3 2] = 01, ACR[6] = 0*							
Timer Output					OPCR[3 2] = 01, ACR[6] = 1 •							
TxCB 1X					OPCR[3 2] = 10							
RxCB 1X					OPCR[3 2] = 11							
TxCA 16X						OPCR[1 0] = 01						
TxCA 1X						OPCR[1 0] = 10						
RxCA 1X			1			OPCR[1 0] = 11						
TXRDYA		OPCR[6] = 1 *										
TxRDYB	OPCR[7] = 1*											
RXRDYA				OPCR[4] = 1. MR1A[6] = 0*								
RXRDYB			OPCR[5] = 1. MR1B[6] = 0*									
FFULLA				OPCR[4] = 1, MR1A[6] = *								
FFULLB			OPCR[5] = 1. MR1B[6] = 1*									
RARTSA								MR1A[7] = 1				
TxRTSA								MR2A[5] = 1				
R×RTSB							MR1B[7] = 1					
TxRTSB							MR2B[5] = 1					

Note. Only those functions which show the register programming are available for use \* Pin requires a pullup resistor if used for this function.

Table 5. Selection of Clock Sources for	or the Counter and Timer Modes
---	--------------------------------

Counter Mode Clock Sources	ACR[5:4] =	Timer Mode Clock Sources	ACR[5:4] =					
External Input via Input Port Pin 2 (IP2)	00	External Input via Input Port Pin 2 (IP2)	00					
Channel A 1X Transmitter Clock TxCA	01	External Input Divide by 16 via Input Port Pin 2 (IP2)	01					
Channel B 1X Transmitter Clock TxCB	10	Crystal Oscillator via X1/CLK and X2 Inputs	10					
Crystal Oscillator Divide by 16 via X1/CLK and X2 Inputs	11	Crystal Oscillator Divide by 16 via X1/CLK and X2 Inputs	11					
External Input Divide by 16 via	11	External Input via X1/CLK Input Pin	10					
X1/CLK Input Pin		External Input Divide by 16 via X1/CLK Input Pin	11					

NOTE Only those functions which show the register programming are available for use

#### Table 6. Register Bit Formats (Sheet 1 of 5)

Rx RTS Control	Rx IRQ Select	Error Mode	Parity Mode	Parity Type	Bits-per-Character
<u>Bit 7</u>	$\frac{Bit 6}{0 = R \times RDY}$	<u>Bit 5</u> 0 = Char	Bit 4 $Bit 3$ $0 = With Parity$	Bit 2 With Parity 0 = Even 1 ≠ Odd Force Parity	$B_{\text{it}}^{\text{Bit}} \xrightarrow{B_{\text{it}}} B_{\text{it}}^{\text{Bit}}$
0 = Disabled 1 = Enabled	0 = M×NDT 1 = FFULL	1 = Block	0 0 = With Parity 0 1 = Force Parity 1 0 = No Parity 1 1 = Multidrop Mode*	0 = Low 1 = High Multidrop Mode 0 = Data 1 = Address	$0 \ 1 = 6$ $1 \ 0 = 7$

CHANNEL & MODE REGISTER 1 (MR1A) AND CHANNEL B MODE REGISTER 1 (MR1B)

\*The parity bit is used as the address/data bit in multidrop mode

#### CHANNEL A MODE REGISTER 2 (MR2A) AND CHANNEL B MODE REGISTER 2 (MR2B)

Channel Mode	Tx RTS Control	CTS Enable Transmitter	Stop Bit Length				
	<u>Bit 5</u>	<u>Bit 4</u>		Bit 2 Bit 1	Bit U		
0 0 = Normal	0 = Disabled	0 = Disabled		6-8 Bits	5-Bits		
0 1 = Automatic Echo	1 = Enabled	1 = Enabled		Character	Character		
1 0 = Local Loopback			(C) 0 0 0 0 =	0 563	1 063		
1 1 = Remote Loopback			(1) 0 0 0 1 ≃	0 625	1 125		
			(2) 0 0 1 0 =	0.688	1 188		
NOTE			(3) 0 0 1 1 ±	0 750	1 250		
If an external 1X clock is us	sed for the		(4) 0 1 0 0 =	0 813	1 313		
transmitter, MR2 bit 3 = 0 s	elects one stop		(5) 0 1 0 1 =	0 875	1 375		
bit and MR2 bit 3=1 select	s two stop bits		(6) 0 1 1 0 =	0 938	1 438		
to be transmitted			(7) 0 1 1 1 =	1 000	1 500		
			(8) 1 0 0 0 =	1 563	1 563		
			(9) 1 0 0 1 =	1 625	1 625		
			(A) 1 0 1 0 =	1 688	1 688		
			(B) 1 0 1 1 =	1 750	1 750		
			(C) 1 1 0 0 =	1 813	1 813		
			(D) 1 1 0 1 =	1 875	1 875		
			(E) 1 1 1 0 =	1 938	1 938		
			(F) 1 1 1 1 =	2 000	2 000		

#### Table 6. Register Bit Formats (Sheet 2 of 5)

#### CLOCK-SELECT REGISTER A (CSRA) Receiver-Clock Select Transmitter-Clock Select Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Baud Rate Baud Rate Set 1 Set 2 Set 1 Set 2 ACR Bit 7=1 ACR Bit 7=0 ACR Bit 7=0 ACR Bit 7 = 1 134.5 134 5 134.5 134.5 38.4k 19.2k 38 4k 19.2k Timer Timer Timer Timer 1P4-16X 1P4-16X IP3-16X IP3-16X IP4-1X IP4-1X IP3-1X IP3-1X


NOTE Receiver clock is always a 16X clock except when CSRA bits seven through four equal  NOTE Transmitter clock is always a 16X clock except when CSRA bits three through zero equal 

#### CLOCK-SELECT REGISTER B (CSRB)

	Receiver-Clock S	elect		Transmitter-Cloc	k Select
Bit 7		Bit 5 Bit 4	Bu 3	Bit 2	Bit 1 Bit (
	Bau	d Rate		Ba	aud Rate
	Set 1	Set 2		Set 1	Set 2
	ACR Bit $7 = 0$	ACR Bit $7 = 1$		ACR Bit $7 = 0$	ACR Bit 7 = 1
0000	50	75	0000	50	75
0 0 0 1	110	110	0001	110	110
010	134 5	134 5	0010	134 5	134 5
0 1 1	200	150	0011	200	150
0100	300	300	0100	300	300
0101	600	600	0101	600	600
0110	1200	1200	0110	1200	1200
0111	1050	2000	0111	1050	2000
1000	2400	2400	1000	2400	2400
1001	4800	4800	1001	4800	4800
1010	7200	1800	1010	7200	1800
1011	9600	9600	1011	9600	9600
1100	38 4k	19.2k	1100	38 4k	19 2k
1 1 0 1	Timer	Timer	1101	Timer	Timer
1110	IP2-16X	IP2-16X	1110	IP5-16X	IP5-16X
1111	IP2-1X	IP2-1X	1111	IP5-1X	IP5-1X
	er clock is always a 16 CSRB bits seven throu			CSRB bits three three	

#### Table 6. Register Bit Formats (Sheet 3 of 5)

CHANNEL A COMMAND REGISTER (CRA) AND CHANNEL B COMMAND REGISTER (CRB)



\*Bit seven is not used and may be set to either zero or one

#### CHANNEL A STATUS REGISTER (SRA) AND CHANNEL B STATUS REGISTER (SRB)

Received Break	Framing Error	Parity Error	Overrun Error	T×EMT	TxRDY	FFULL	R×RDY
Bit 7*	<u>Bit 6*</u>	<u>Bit 5*</u>	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0 = No 1 = Yes							

\*These status bits are appended to the corresponding data character in the receive FIFO and are valid only when the RxRDY bit is set. A read of the status register provides these bits (seven through five) from the top of the FIFO together with bits four through zero. These bits are cleared by a reset error status command. In character mode, they are discarded when the corresponding data character is read from the FIFO.

#### OUTPUT PORT CONFIGURATION REGISTER (OPCR)

OP7 OP6 OP5 OP4 OP3	OP2
1 = TxRDYB         1 = TxRDYA         1 = RxRDYB / I = RxRDYA / 0 1 = C/T Output • 0 1 = T         0 1 = T           FFULLB         FFULLA         1 0 = TxCB (1X)         1 0 = T	DPR Bit 2 TxCA (16X) TxCA (15X) TxCA (1X) RxCA (1X)

 If OP3 is to be used for the timer output, the counter/timer should be programmed for timer mode (ACR[6]=1), the counter/timer preload registers (CTUR and CTLR) initialized, and the start counter command issued before setting OPCR[3] = 01.

NOTE OP1 and OP0 can be used as transmitter and receiver RTS control lines by appropriately programming the mode registers (MR1(7) for the receiver RRTS, and MR2(5) for the transmitter TxRTS) OP1 is used for channel B's RTS control line and OP0 for channel A's RTS control line. When OP1 and OP0 are not used for RTS control, they may be used as general-purpose outputs (See Table 4-3)

OUTPUT PORT REGISTER (OPR)

OPR7	OPR6	OPR5	OPR4	OPR3	OPR2	OPR1	OPR0
<u>Bit 7</u>	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

#### Table 6. Register Bit Formats (Sheet 4 of 5)

#### AUXILIARY CONTROL REGISTER (ACR)

BRG SET Select*		ounter/Timer e and Source**	Delta***	Delta*** IP2 IRQ	Delta*** IP1 IRQ	Delta*** IPO IRQ
<u>Bit 7</u>		Bit 5 Bit 4	<u>Bit 3</u>	<u>Bit 2</u>	<u>Bit 1</u>	<u>Bit O</u>
0 = Set 1	Mode	Clock Source	0 = Disabled	0 = Disabled	0 = Disabled	0 = Disabled
1 = Set 2	0 0 0 Counter 0 0 1 Counter	External (IP2)**** TxCA-1X Clock of Channel A Transmitter	1 = Enabled	1 = Enabled	1 = Enabled	1 = Enabled
	0 1 0 Counter	TxCB – 1X Clock of Channel B Transmitter				
	0 1 1 Counter	Crystal or External Clock (X1/CLK) Divided by 16				
	100 Timer 101 Timer	External (IP2) * * * External (IP2) Divided by 16 * * *				
	1 1 0 Timer	Crystal or External Clock (X1/CLK)				
	1 1 1 Timer	Crystal or External Clock (X1/CLK) Divided by 16				

\*Should only be changed after both channels have been reset and are disabled.

 Should only be altered while the counter/timer is not in use (i.e., stopped if in counter mode, output and/or interrupt masked if in timer mode).

• • Delta is equivalent to change-of-state

•••• In these modes, because IP2 is used for the counter/timer clock input, it is not available for use as the channel B receiver-clock input.

#### INPUT PORT CHANGE REGISTER (IPCR)

Delta * Detected IP3	Delta * Detected IP2	Delta * Detected IP1	Delta • Detected IP0	Level IP3	Level IP2	Level IP1	Level IP0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0 = No	0 = No	0 = No	0 = No	0 = Low	0=Low	0 = Low	0 = Low
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = High	1 = High	1 = High	1 = High

\*Delta is equivalent to change-of-state

#### INTERRUPT STATUS REGISTER (ISR)

Input Port Change	Delta Break B	RxRDYB/ FFULLB	TxRDYB	Counter/ Timer Ready	Delta Break A	RxRDYA/ FFULLA	TxRDYA
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	$\frac{Bit 0}{0 = No}$
0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes

#### INTERRUPT MASK REGISTER (IMR)

	Input Port Change IRQ	Deita Break B IRQ	R×RDYB/ FFULLB IRQ		Counter/ Timer Ready IRQ	Delta Break A IRQ	RxRDYA/ FFULLA IRQ	TxRDYA
[	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	0 = Masked	0 = Masked	0 = Masked	0 = Masked	0 = Masked	0 = Masked	0 = Masked	0 = Masked
l	1 = Pass	1 = Pass	1 = Pass	1 = Pass	1 = Pass	1 = Pass	1 = Pass	1 = Pass

## Table 6. Register Bit Formats (Sheet 5 of 5)

#### COUNTER/TIMER UPPER REGISTER (CTUR)

C/T[15]	C/T[14]	C/T[13]	C/T[12]	C/T[11]	C/T[10]	C/T[9]	C/T[8]
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

#### COUNTER/TIMER LOWER REGISTER (CTLR)

[	C/T[7]	C/T[6]	C/T[5]	C/T[4]	C/T[3]	C/T[2]	C/T[1]	C/T[0]
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-								

#### INTERRUPT VECTOR REGISTER (IVR)

IVR[7]	IVR[6]	IVR[5]	IVR[4]	IVR[3]	IVR[2]	IVR[1]	IVR[0]
<u>Bit 7</u>	<u>Bit 6</u>	Bit 5	Bit 4	Bit 3	Bit 2	<u>Bit 1</u>	<u>Bit 0</u>

#### INPUT PORT

*	**	IP5	IP4	IP3	IP2	IP1	IP0
Bit 7	<u>Bit 6</u>	<u>Bit 5</u>	Bit 4	Bit 3	Bit 2	<u>Bit 1</u>	Bit 0

\*Bit seven has no external pin. Upon reading the input port, bit seven will always be read as a one

\* Bit six has no external pin. Upon reading the input port, bit six will reflect the current logic level of IACK

#### OUTPUT PORT

OP7	OP6	OP5	OP4	0P3	OP2	OP1	OP0
Bit 7	Bit 6	<u>Bit 5</u>	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPR[7]	OPR[6]	OPR[5]	OPR[4]	OPR[3]	OPR[2]	OPR[1]	OPR[0]

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# MC68881

# Technical Summary HCMOS Floating-Point Coprocessor

The MC68881 floating-point coprocessor is a full implementation of the *IEEE Standard for Binary Floating-Point Arithmetic* (754) for use with the Motorola M68000 Family of microprocessors. It is implemented using VLSI technology to give systems designers the highest possible functionality in a physically small device.

Intended primarily for use as a coprocessor to the MC68020 32-bit microprocessor unit (MPU), the MC68881 provides a logical extension to the main MPU integer data processing capabilities. It does this by providing a very high performance floating-point arithmetic unit and a set of floating-point data registers that are utilized in a manner that is analogous to the use of the integer data registers. The MC68881 instruction set is a natural extension of all earlier members of the M68000 Family, and supports all of the addressing modes of the host MPU. Due to the flexible bus interface of the M68000 Family, the MC68881 can be used with any of the MPU devices of the M68000 Family, and it may also be used as a peripheral to non-M68000 processors.

The major features of the MC68881 are:

- Eight general purpose floating-point data registers, each supporting a full 80-bit extended precision real data format (a 64-bit mantissa plus a sign bit, and a 15-bit signed exponent).
- A 67-bit arithmetic unit to allow very fast calculations, with intermediate precision greater than the extended precision format.
- A 67-bit barrel shifter for high-speed shifting operations (for normalizing etc.).
- Forty-six instructions, including 35 arithmetic operations.
- Full conformation to the IEEE 754 standard, including all requirements and suggestions
- Support of functions not defined by the IEEE standard, including a full set of trigonometric and transcendental functions.
- Seven data types: byte, word and long integers; single, double, and extended precision real numbers; and packed binary coded decimal string real numbers.
- Twenty-two constants available in the on-chip ROM, including π, e, and powers of 10.
- Virtual memory machine operations.
- · Efficient mechanisms for procedure calls, context switches, and interrupt handling
- · Fully concurrent instruction execution with the main processor
- Use with any host processor, on an 8-, 16-, or 32-bit data bus.

This document contains information on a new product. Specifications and information herein are subject to change without notice

#### THE COPROCESSOR CONCEPT

The MC68881 functions as a coprocessor in systems where the MC68020 or MC68030 is the main processor via the M68000 coprocessor interface.\* It functions as a peripheral processor in systems where the main processor is the MC68000, MC68008, or MC68010.

The MC68881 utilizes the M68000 Family coprocessor interface to provide a logical extension of the MC68020 registers and instruction set in a manner which is transparent to the programmer. The programmer perceives the MC68020 MC68881 execution model as if both devices are implemented on one chip.

A fundamental goal of the M68000 Family coprocessor interface is to provide the programmer with an execution model based upon sequential instruction execution by the MC68020 and the MC68881. For optimum performance, however, the coprocessor interface allows concurrent operations in the MC68881 with respect to the MC68020 whenever possible. In order to simplify the programmer's model, the coprocessor interface is designed to emulate, as closely as possible, non-concurrent operation between the MC68020 and the MC68881.

The MC68881 is a non-DMA type coprocessor which uses a subset of the general purpose coprocessor interface supported by the MC68020. Features of the interface implemented in the MC68881 are as follows:

- The main processor(s) and MC68881 communicate via standard M68000 bus cycles.
- The main processor(s) and MC68881 communications are not dependent upon the instruction sets or internal details of the individual devices (e.g., instruction pipes or caches, addressing modes).
- The main processor(s) and MC68881 may operate at different clock speeds.
- MC68881 instructions utilize all addressing modes provided by the main processor; all effective addresses are calculated by the main processor at the request of the coprocessor.
- All data transfers are performed by the main processor at the request of the MC68881; thus memory management, bus errors, address errors, and bus arbitration function as if the MC68881 instructions are executed by the main processor.
- Overlapped (concurrent) instruction execution enhances throughput while maintaining the programmer's model of sequential instruction execution.
- Coprocessor detection of exceptions which require a trap to be taken are serviced by the main processor at the request of the MC68881 instructions processing functions as if the MC68881 instructions were executed by the main processor.
- Support of virtual memory/virtual machine systems is provided via the FSAVE and FRESTORE instructions.
- Up to eight coprocessors may reside in a system simultaneously; multiple coprocessors of the same type are also allowed.
- Systems may use software emulation of the MC68881 without reassembling or relinking user software.

#### HARDWARE OVERVIEW

The MC68881 is a high performance floating-point device designed to interface with the MC68020 as a coprocessor. This device fully supports the MC68020 without machine architecture, and is implemented in HCMOS, Motorola's low power, small geometry process. This process allows CMOS and HMOS (high-density NMOS) gates to be combined on the same device. CMOS structures are used where speed and low power is required, and HMOS structures are used where minimum silicon area is desired. The HCMOS technology enables the MC68881 to be very fast while consuming less power than comparable HMOS, and still have a reasonably small die size.

With some performance degradation, the MC68881 can also be used as a peripheral processor in systems where the MC68020 is not the main processor (e.g., MC68000, MC68008, MC68010). The configuration of the MC68881 as a peripheral processor or coprocessor may be completely transparent to user software (i.e., the same object code may be executed in either configuration).

The architecture of the MC68881 appears to the user as a logical extension of the M68000 Family architecture. Coupling of the coprocessor interface, allows the MC68020 programmer to view the MC68881 registers as though the registers are resident in the MC68020. Thus, a MC68020 MC68881 device pair appears to be one processor that supports seven floating-point and integer data types, and has eight integer data registers, eight address registers, and eight floating-point data registers.

The MC68881 programming model is shown in Figures 1 through 6, and consists of the following:

- Eight 80-bit floating-point data registers (FP0-FP7). These registers are analogous to the integer data registers (D0-D7) and are completely general purpose (i.e., any instruction may use any register).
- A 32-bit control register that contains enable bits for each class of exception trap, and mode bits to set the user-selectable rounding and precision modes.
- A 32-bit status register that contains floating-point condition codes, quotient bits, and exception status information.
- A 32-bit instruction address register that contains the main processor memory address of the last floatingpoint instruction that was executed. This address is used in exception handling to locate the instruction that caused the exception.

The connection between the MC68020 and the MC68881 is a simple extension of the M68000 bus interface. The MC68881 is connected as a coprocessor to the MC68020, and the selection of the MC68881 is based upon a chip select (CS), which is decoded from the MC68020 function codes and address bus. Figure 7 illustrates the MC68881 MC68020 configuration.

As shown in Figure 8, the MC68881 is internally divided into three processing elements: the bus interface unit (BIU), the execution control unit (ECU), and the microcode control unit (MCU). The BIU communicates with the MC68020, and the ECU and MCU execute all MC68881 instructions.

\*All references to the MC68020, throughout this technical summary, also apply to the MC68030.




Figure 1. MC68881 Programming Model




Figure 2. Exception Status/Enable Byte






Figure 3. Mode Control Byte



Reprinted with permission of Motorola Inc.



The BIU contains the coprocessor interface registers, and the 32-bit control, status, and instruction address registers. In addition to these registers, the register select and DSACK timing control logic is contained in the BIU. Finally, the status flags used to monitor the status of communications with the main processor are contained in the BIU.

The eight 80-bit floating-point data registers (FP0-FP7) are located in the ECU. In addition to these registers, the ECU contains a high-speed 67-bit arithmetic unit used for both mantissa and exponent calculations, a barrel shifter that can shift from 1 bit to 67 bits in one machine cycle, and ROM constants (for use by the internal algorithms or user programs).

The MCU contains the clock generator, a two-level microcoded sequencer that controls the ECU, the microcode ROM, and self-test circuitry. The built-in self-test capabilities of the MC68881 enhance reliability and ease manufacturing requirements; however, these diagnostic functions are not available to the user.

#### **BUS INTERFACE UNIT**

All communications between the MC68020 and the MC68881 occur via standard M68000 Family bus transfers. The MC68881 is designed to operate on 8-, 16-, or 32-bit data buses.

The MC68881 contains a number of coprocessor interface registers (CIRs) which are addressed in the same manner as memory by the main processor. The M68000 Family coprocessor interface is implemented via a protocol of reading and writing to these registers by the main processor. The MC68020 implements this general purpose coprocessor interface protocol in hardware and microcode.

When the MC68020 detects a typical MC68881 instruction, the MC68020 writes the instruction to the memorymapped command CIR, and reads the response CIR. In this response, the BIU encodes requests for any additional action required of the MC68020 on behalf of the MC68081. For example, the response may request that the MC68020 fetch an operand from the evaluated effective address and transfer the operand to the operand CIR. Once the MC68020 fulfills the coprocessor request(s), the MC68020 is free to fetch and execute subsequent insructions.

A key concern in a coprocessor interface that allows concurrent instruction execution is synchronization during main processor and coprocessor communication. If a subsequent instruction is written to the MC68881 before the ECU has completed execution of the previous instruction, the response instructs the MC68020 to wait. Thus, the choice of concurrent or nonconcurrent instruction execution is determined on an instruction-by-instruction basis by the coprocessor.

The only difference between a coprocessor bus transfer and any other bus transfer is that the MC68020 issues a function code to indicate the CPU address space during the cycle (the function codes are generated by the M68000 Family processors to identify eight separate address spaces). Thus, the memory-mapped coprocessor interface registers do not infringe upon instruction or data address spaces. The MC68020 places a coprocessor ID field from the coprocessor instruction onto three of the upper address lines during coprocessor accesses. This ID, along with the CPU address space function code, is decoded to select one of eight coprocessors in the system.

Since the coprocessor interface protocol is based solely on bus transfers, the protocol is easily emulated by soft ware when the MC68881 is used as a peripheral with any processor capable of memory-mapped I/O over an M68000 style bus. When used as a peripheral processor with the 8-bit MC68008 or the 16-bit MC68000, or MC68010, all MC68881 instructions are trapped by the main processor to an exception handler at execution time. Thus, the soft ware emulation of the coprocessor interface protocol can be totally transparent to the user. The system can be quickly upgraded by replacing the main processor with an MC68020 without changes to the user software.

Since the bus is asynchronous, the MC68881 need not run at the same clock speed as the main processor. Total system performance may therefore be customized. For example, a system requiring very fast floating-point arithmetic with relatively slow integer arithmetic can be designed with an inexpensive main processor and a fast MC68881.

## COPROCESSOR INTERFACE

The M68000 Family coprocessor interface is an integral part of the MC68881 and MC68020 design, with the interface tasks shared between the two. The interface is fully compatible with all present and future M68000 Family products. Tasks are paritioned such that the MC68020 does not have to decode coprocessor instructions, and the MC68881 does not have to duplicate main processor functions such as effective address evaluation.

This partitioning provides an orthogonal extension of the instruction set by permitting MC68881 instructions to utilize all MC68020 addressing modes and to generate execution time exception traps. Thus, from the programmer's view, the CPU and coprocessor appear to be integrated onto a single chip. While the execution of the majority of MC68881 instructions, concurrency is completely transparent to the programmer. The MC68020 single-step and program flow (trace) modes are fully supported by the MC68881 and the M68000 Family coprocessor interface.

While the M68000 Family coprocessor interface permits coprocessors to be bus masters, the MC68881 is never a bus master. The MC68881 requests that the MC68020 fetch all operands and store all results. In this manner, the MC68020 32-bit data bus provides high speed transfer of floating-point operands and results while simplifying the design of the MC68881.

Since the coprocessor interface is based solely upon bus cycles and the MC68881 is never a bus master, the MC68881 can be placed on either the logical or physical side of the system memory management unit. This provides a great deal of flexibility in the system design.

The virtual machine architecture of the MC68020 is supported by the coprocessor interface and the MC68881 through the FSAVE and FRESTORE instructions. If the MC68020 detects a page fault and/or task time out, the MC68020 can force the MC68881 to stop whatever operation is in process at any time (even in the middle of the execution of an instruction) and save the MC68881 internal state in memory.

The size of the saved internal state of the MC68881 is dependent upon what the ECU is doing at the time that the FSAVE is executed. If the MC68881 is in the reset state when the FSAVE instruction is received, only one word of state is transferred to memory, which may be examined by the operating system to determine that the coprocessor programmer's model is empty. If the coprocessor is idle when the save instruction is received, only a few words of internal state are transferred to memory. If the MC68881 is in the middle of executing an instruction, it may be necessary to save the entire internal state of the machine. Instructions that can complete execution in less time than it would take to save the larger state in mid-instruction are allowed to complete execution and then save the idle state. Thus the size of the saved internal state is kept to a minimum. The ability to utilize several internal state sizes greatly reduces the average context switching time.

The FRESTORE instruction permits reloading of an internal state that was saved earlier, and continues any operation that was previously suspended. Restoring of the reset internal state functions just like a hardware reset to the MC68881 in that defaults are re-established.

#### OPERAND DATA FORMATS

The MC68881 supports the following data formats: Byte Integer (B) Word Integer (W) Long Word Integer(L) Single Precision Real (S) Double Precision Real (X) Extended Precision Real (X)

Packed Decimal String Real(P)

Facked Decimal String Real(F

The capital letters contained in parenthesis denote suffixes added to instructions in the assembly language source to specify the data format to be used.

#### INTEGER DATA FORMATS

The three integer data formats (byte, word, and long word) are the standard data formats supported in the M68000 Family architecture. Whenever an integer is used in a floating-point operation, the integer is automatically converted by the MC68881 to an extended precision floating-point operation, the integer is automatically converted by the MC68881 to an extended precision floatingpoint number before being used. For example, to add an integer constant of five to the number contained in floating-point data register 3 (FP3), the following instruction can be used:

#### FADD.W #5.FP3

(The Motorola assembler syntax "#" is used to is used to denote immediate addressing.)

The ability to effectively use integers in floating-point operations saves user memory since an integer representation of a number, if respresentable, is usually smaller than the equivalent floating-point representation.

#### FLOATING-POINT DATA FORAMTS

The floating-point data formats single precision (32bits) and double precision (64-bits) are as defined by the IEEE standard. These are the main floating-point formats and should be used for most calculations involving real numbers. Table 1 lists the exponent and mantissa size for single, double, and extended precision. The exponent is biased, and the mantissa is in sign and magnitude form. Since single and double precision require normalized numbers, the most significant bit of the mantissa is implied as one and is not included, thus giving one extra bit of precision.

Table 1	1. E	xponent	and	Mantissa	Sizes
---------	------	---------	-----	----------	-------

Data Format	Exponent Bits	Mantissa Bits	Bias
Single	8	23(+1)	127
Double	11	52(+1)	1023
Extended	15	64	16383

The extended precision data format is also in conformance with the IEEE standard, but the standard does not specify this format to the bit level as it does for single and double precision. The memory format on the MC68881 consists of 96 bits (three long words). Only 80 bits are actually used, the other 16 bits are for future expandability and for long-word alignment of floating-point data structures. Extended format has a 15-bit exponent, a 64bit mantissa, and a 1-bit mantissa sign.

Extended precision numbers are intended for use as temporary variables, intermediate values, or in places where extra precision is needed. For example, a compiler might select extended precision arithmetic for evaluation of the right side of an equation with mixed sized data and then convert the answer to the data type on the left side of the equation. It is anticipated that extended precision data will not be stored in large arrays, due to the amount of memory required by each number.

#### PACKED DECIMAL STRING REAL DATA FORMAT

The packed decimal data format allows packed BCD strings to be input to and output from the MC68881. The strings consist of a 3-digit base 10 exponent and a 17digit base 10 mantissa. Both the exponent and mantissa have a separate sign bit. All digits are packed BCD, such that an entire string fits in 96 bits (three long words). As is the case with all data formats, when packed BCD strings are input to the MC68881, the strings are automatically converted to extended precision real values. This allows packed BCD numbers to be used as inputs to any operation. For example:

#### FADD.P #-6.023E + 24,FP5

BCD numbers can be output from the MC68881 in a format readily used for printing by a program generated by a high-level language compiler. For example:

#### FMOVE.P FP3,BUFFER{#-5}

instructs the MC68881 to convert the floating-point data register 3 (FP3) contents into a packed BCD string with five digits to the right of the decimal point (FORTRAN F format).

#### DATA FORMAT SUMMARY


All data formats described above are supported orthogonally by all arithmetic and transcendental operations, and by all appropriate MC68020 addressing modes. For example, all of the following are legal instructions:

FADD.B	#3,FP0
FADD.W	D2,FP3
FADD.L	BIGINT, FP7
FADD.S	#3.14159,FP5
FADD.D	(SP) + ,FP6

#### FADD.X [(TEMP\_\_PTR,A7)],FP3 FADD.P #1.23E25,FP0

On-chip calculations are performed to extended precision format, and the eight floating point data registers always contain extended precision values. All data used in an operation is converted to extended precision by the MC68881 before the specific operation is performed, and all results are in extended precision. This ensures maximum accuracy without sacrificing performance.

Refer to Figure 9 for a summary of the memory formats for the seven data formats supported by the MC68881.



#### INSTRUCTION SET

The MC68881 instruction set is organized into six major classes:

- Moves between the MC68881 and memory or the MC68020 (in and out),
- 2. Move multiple registers (in and out),
- 3. Monadic operations,
- 4. Dyadic operations,
- 5. Branch, set, or trap conditionally, and
- 6. Miscellaneous.

#### MOVES

All moves from memory (or from an MC68020 data register) to the MC68881, cause data conversion from the source data format to the internal extended precision format.

All moves from the MC68881 to memory (or to an MC68020 data register), cause data conversion from the internal extended precison format to the destination data format.

Note that data movement instructions perform arithmeic operations, since the result is always rounded to the precision selected in the FPCR mode contol byte. The result is rounded using the selected rounding mode, and is checked for overflow and underflow.

The syntax for the move is:

FMOVE.(fmt)	(ea),FPn	Move to MC68881
FMOVE.(fmt)	FPm,(ea)	Move from MC68881
FMOVE.X	FPm,FPn	Move within MC68881
vhore:		

where:

(ea) is an MC68020 effective address operand and (fmt) is the data format size. FPm and FPn are floating-point data registers.

#### MOVE MULTIPLES

The floating-point move multiple instructions on the MC68881 are much like the integer counterparts on the M68000 Family processors. Any set of the floating-point registers FP0 through FP7 can be moved to or from memory with one instruction. These registers are always moved as 96-bit extended data with no conversion (hence no possibility of conversion errors). Some move multiple examples are as follows:

FMOVEM	(ea),FP0-FP3 FP7
FMOVEM	FP2 FP4 FP6,(ea)

Move multiples are useful during context switches and interrupts to save or restore the state of a program. These moves are also useful at the start and end of a procedure to save and restore the calling routine's register set. In order to reduce procedure call overhead, the list of registers to be saved or restored can be contained in a data register. This allows run-time optimization by allowing a called routine to save as few registers as possible. Note that no rounding or overflow underflow checking is performed by these operations.

#### MONADIC OPERATIONS

Monadic operations have one operand. This operand may be in a floating-point data register, memory, or in

an MC68020 data register. The result is always stored in a floating-point data register. For example, the syntax for square root is:

SQRT.(fmt)	(ea),FPn	or,	
SQRT.X	FPm,FPn	or,	
SORT.X	FPn		

The MC68881 monadic operations available are as follows:

FABS	Absolute Value
FACOS	Arc Cosine
FASIN	Arc Sine
FATAN	Arc Tangent
FATANH	Hyperbolic Arc Tangent
FCOS	Cosine
FCOSH	Hyperbolic Cosine
FETOX	e to the x Power
FETOXM1	e to the x Power - 1
FGETEXP	Get Exponent
FGETMAN	Get Mantissa
FINT	Integer Part
FINTRZ	Integer Part (Truncated)
FLOG10	Log Base 10
FLOG2	Log Base 2
FLOGN	Log Base e
FLOGNP1	Log Base e of(x + 1)
FNEG	Negate
FSIN	Sine
FSINCOS	Simultaneous Sine and Cosine
FSINH	Hyperbolic Sine
FSQRT	Square Root
FTAN	Tangent
FTANH	Hyperbolic Tangent
FTENTOX	10 to the x Power
FTST	Test
FTWOTOX	2 to the x Power

#### DYADIC OPERATIONS

Dyadic operations have two input operands. The first input operand comes from a floating-point data register, memory, or an MC68020 data register. The second input operand comes from a floating-point data register. The destination is the same floating-point data register used for the second input. For example, the syntax for add is:

FADD.(fmt)	(ea),FPn or,	
FADD.X	FPm,FPn	

The MC68881 dyadic operations available are as follows:

FADD	Add
FCMP	Compare
FDIV	Divide
FMOD	Modulo Remainder
FMUL	Multiply
FREM	IEEE Remainder
FSCALE	Scale Exponent
FSGLDIV	Single Precision Divide
FSGLMUL	Single Precision Multiply
FSUB	Subtract

#### BRANCH, SET, AND TRAP-ON CONDITION

The floating-point branch, set, and trap-on condition instructions implemented by the MC68881 are similar to

the equivalent integer instructions of the M68000 Family processors, except that more conditions exist due to the special values in IEEE floating-point arithmetic. When a conditional instruction is executed, the MC68081 performs the necessary condition checking and tells the MC68020 whether the condition is true or false; the MC68020 then takes the appropriate action. Since the MC68081 and MC68020 are closely coupled, the floatingpoint branch operations executed by the pair are very fast.

The MC68881 conditional operations are:

FBcc	Branch
FDBcc	Decrement and Branch
FScc	Set Byte According to Condition
FTRAPcc	Trap-on Condition
	(with an Optional Parameter)

where:

cc is one of the 32 floating-point conditional test specifiers as shown in Table 2.

Table 2.	Floating-Point Conditiona	1
	Test Specifiers	

Mnemonic	Definition
	NOTE
	conditional tests do not set the BSUN bit register exception byte under any circum-
F EQ OGT OGE OLE OGL OR UN USQ UUN UGE ULE NE	False Equal Ordered Greater Than or Equal Ordered Less Than Ordered Less Than Ordered Less Than or Equal Ordered Greater or Less Than Ordered Unordered or Equal Unordered or Equal Unordered or Greater Than Unordered or Greater or Equal Unordered or Less Than Unordered or Less Than Unordered I Less or Equal Not Equal
т	NOTE

The following conditional tests set the BSUN bit in the status register exception byte if the NAN condition code bit is set when a conditional instruction is executed.

0.5	
SF	Signaling False
SEQ	Signaling Equal
GT	Greater Than
GE	Greater Than or Equal
LT	Less Than
LE	Less Than or Equal
GL	Greater or Less Than
GLE	Greater Less or Equal
NGLE	Not (Greater, Less or Equal)
NGL	Not (Greater or Less)
NLE	Not (Less or Equal)
NLT	Not (Less Than)
NGE	Not (Greater or Equal)
NGT	Not (Greater Than)
SNE	Signaling Not Equal
ST	Signaling True

#### MISCELLANEOUS INSTRUCTIONS

Miscellaneous instructions include moves to and from the status, control, and instruction address registers. Also included are the virtual memory machine FSAVE and FRESTORE instructions that save and restore the internal state of the MC68881.

FMOVE	ea ,FPcr	Move to Control Register(s)
FMOVE	FPcr,/ea	Move from Control
		Register(s)
FSAVE	ea	Virtual Machine State Save
FRESTORE	ea	Virtual Machine State
		Restore

#### ADDRESSING MODES

The MC68881 does not perform address calculations. This staffies the criterion that an M68000 Family coprocessor must not depend on certain features or capabilities that may or may not be implemented by a given main processor. Thus, when the MC68881 instructs the MC68020 to transfer an operand via the coprocessor interface, the MC68020 performs the addressing mode calculations requested in the instruction. In this case, the instruction is encoded specifically for the MC68020, and the execution of the MC68881 is not dependent on that encoding, but only on the value of the command word written to the MC68881 by the main processor.

This interface is quite flexible and allows any addressing mode to be used with floating-point instructions. For the M68000 Family, these addressing modes include immediate, postincrement, predecrement, data or address register direct, and the indexed indirect addressing modes of the MC68020. Some addressing modes are restricted for some instructions in keeping with the M68000 Family architectural definitions (e.g. PC relative addressing is not allowed for a destination operand).

The orthogonal instruction set of the MC68881, along with the flexible branches and addressing modes, allows a programmer writing assembly language code, or a compiler writer generating object or source code for the MC680201MC68881 device pair, to think of the MC68881 as though the MC68881 is part of the MC68020. There are no special restrictions imposed by the coprocessor interface, and floating-point arithmetic is coded exactly like integer arithmetic.

#### TIMING TABLES FOR TYPICAL EXECUTION

This set of tables allows a quick determination of the typical execution time for any MC68881 instruction when the MC68020 is used as the main processor. The first table presented is for effective address caculations performed by the MC68020. Entries from this table are added to entries in the other tables, if necessary, to obtain the total number of clock cycles for an operation. The assumptions for the following tables are:

 The main processor is an MC68020 and operates on the same clock as the MC68881. Instruction prefetches do not hit in the MC68020 cache (or it is disabled) and the instruction is aligned such that a prefetch occurs before the command CIR is written by the MC68020.

- A 32-bit memory interface is used, and memory accesses occur with zero wait states. All memory operands, as well as the stack pointers, are long-word aligned.
- Accesses to the MC68881 require 3 clock cycles, with the exception of read accesses to the response and save CIRs, which require 5 clock cycles.
- No instruction overlap is utilized, so the coprocessor interface overhead is 11 clocks. This can be reduced to 2 clock cycles if optimized code sequences are used, or may be 11 clock cycles if overlap is attempted and a synchronization delay is required.
- Typical operand conversion and calculation times are used (i.e. input operands are assumed to be normalized numbers in the legal range for a given fuction).
- No exceptions are enabled or occur, and the default rounding mode and precision of round-to-nearest, extended precision, is used.

#### EFFECTIVE ADDRESS CALCULATIONS

For any instruction that requires an operand external to the MC68881, an evaluate effective address and transfer data response primitive is issued by the MC68881 during the dialog for that instruction. The amount of time that is required for the MC68020 to calculate the effective address while processing this primitive for each addressing mode, excluding the transfer of the data to the MC68881, is shown in Table 3.

#### ARITHMETIC OPERATIONS

The Table 4 gives the typical instruction execution time for each arithmetic instruction. This group of instructions includes the majority of the MC68881 operations such as FADD, FSUB, etc. In addition to the instructions that perform arithmetic calculations as part of their function, the FCMP, FMOVE and FTST instructions are also included,

Addressing Mode	Best Case	Cache Case	Worst Case
Dn or An	0	0	0
(An)	0	2	2
(An) +	3	6	6
- (An)	3	6	6
(d <sub>16</sub> ,An) or (d <sub>16</sub> ,PC)	0	2	3
(xxx W)	0	2	3
(xxx).L	1	4	5
#·data·	0	0	0
(d <sub>8</sub> ,An,Xn) or (d <sub>8</sub> ,PC,Xn)	1	4	5
(d <sub>16</sub> ,An,Xn) or (d <sub>16</sub> ,PC,Xn)	3	6	7
(B)	3	6	7
(d <sub>16</sub> ,B)	5	8	9
(d <sub>32</sub> ,B)	11	14	16
([B],I)	8	11	12
([B],I,d <sub>16</sub> )	8	11	12
( B),I,d <sub>32</sub> )	10	13	15
((d <sub>16</sub> ,B),I)	10	13	14
( d <sub>16</sub> ,B),I,d <sub>16</sub> )	10	13	15
( d <sub>16</sub> ,B),I,d <sub>32</sub> )	12	15	17
([d <sub>32</sub> .B],I)	16	19	21
([d <sub>32</sub> .B],I,d <sub>16</sub> )	16	19	21
([d <sub>32</sub> .B],I,d <sub>32</sub> )	18	21	24

#### Table 3. Effective Address Calculations Execution Timing

B Base address; 0, An, PC, Xn, An + Xn, PC + Xn. Form does not affect timing I Index. 0 or Xn

Note that Xn cannot be in B and I at the same time. Scaling and size of Sn does not affect timing.

	FPm	Memory Source or Destination Operand Format*				
Instruction	Source	Integer**	Single**	Double	Extended	Packed
FABS	35	62	54	60	58	872
FACOS	652	625	644	650	648	1462
FADD	51	80	72	78	76	888
FASIN	581	608	600	606	604	1418
FATAN	403	430	422	428	426	1240
FATANH	693	720	712	718	716	1530
FCMP	33	62	54	60	58	870
FCOS	391	418	410	416	414	1228
FCOSH	607	634	626	632	630	1444
FDIV	103	132	124	130	128	940
FETOX	497	524	516	522	520	1334
FETOXM1	545	572	564	570	568	1382
FGETEXP	45	72	64	70	68	882
FGETMAN	31	58	50	56	54	868
FINT	55	82	74	80	78	892
FINTRZ	55	82	78	80	74	892
FLOGN	525	552	544	550	548	1362
FLOGNP1	571	598	590	596	594	1408
FLOG10	581	608	600	606	604	1418
FLOG2	581	608	600	606	604	1418
FMOD	67	94	86	92	90	902
FMOVE to FPn	33	60	52	58	56	870
FMOVE to Memory***	-	100	80	86	72	1996
FMOVECR****	29	_	_	_		
FMUL	71	100	92	98	96	908
FNEG	35	62	54	60	58	872
FREM	67	94	86	92	90	902
FSCALE	41	70	62	68	66	878
FSGLDIV	69	98	90	96	94	906
FSGLMUL	59	88	80	86	84	896
FSIN	391	418	410	416	414	1228
FSINCOS	451	478	470	476	474	1288
FSINH	687	714	706	712	710	1524
FSQRT	107	134	126	132	130	944
FSUB	51	80	72	78	76	888
FTAN	473	500	492	498	496	1310
FTANH	661	688	680	686	684	1498
FTENTOX	567	594	586	592	590	1404
FTST	33	60	52	58	56	870
FTWOTOX	567	594	586	592	590	1404

#### Table 4. Arithmetic Operations Execution Timing

\*Add the eppropriate effective address celculation time.

\*\*If the source or destination is an MC68020 data ragistar, subtract 5 or 2 clock cycles, respectively.

\*\*\*Assume a static K-factor is used if the destination data format is packed decimal. Add 14 clock cycles if a dynamic K-factor is used. \*\*\*\*The source operand is from the constant ROM rather than a floating-point data ragister.

since an implicit conversion is performed by those operations. For memory operands, the timing for the appropriate effective addressing mode must be added to the numbers in this table to determine the overall instruction execution times.

#### MOVE CONTROL REGISTER AND MOVE MULTIPLE OP-ERATIONS

The Table 5 gives the execution times for the FMOVE FPcr and FMOVEM instructions. The timing for the appropriate effective addressing mode must be added to the numbers in this table to determine the overall instruction execution times.

#### CONDITIONAL OPERATIONS

The Table 6 gives the execution times for the MC68881 conditional instructions. Each entry in this table, except those for the FScc instruction, is complete and does not require the addition of values from any other table. For the FScc instruction, the only additional factor that must be included is the calculate effective address time for the operand to be modified.

#### FSAVE AND FRESTORE INSTRUCTIONS

The time required for a context save or restore operation is given in Table 7. The appropriate calculate effective address times must be added to the values in this table to obtain the total execution time for these operations. For the FSAVE instruction, the MC68881 may use the not ready format code to force the MC68020 to wait while internal operations are completed in order to reduce the size of the saved state frame or reach a point where a save operation can be performed. The idle (minimum) time occurs if the MC68881 is in the idle phase when the save CIR is written. A time between the idle (minimum) and the idle (maximum) occurs if an instruction is in the end phase when the save CIR is read. The busy (minimum) time occurs if the MC68881 is in the initial phase, or at a save boundary in the middle phase, when the save CIR is read. Finally, the busy (maximum) time occurs if the MC68881 has just passed a save boundary in the middle phase when the save CIR is read.

Operation*		Best Case	Cache Case	Worst Case
FMOVE	FPcr,Rn	29	31	34
	FPcr,(ea)	31	33	36
	Rn,FPcr	26	28	31
	(ea),FPcr	31	33	36
	#(data),FPcr	30	30	31
FMOVEM	FPcr_list,(ea)	25 + 6n	27 + 6n	30 + 6n
	(ea),FPcr_list	25 + 6n	27 + 6n	30 + 6n
	#(data),FPcr_list	24 + 6n	25 + 6n	29 + 6n
FMOVEM	FPdr_list,(ea)	35 + 25n	37 + 25n	40 + 25n
	(ea),FPdr_list	33 + 23n	35 + 23n	38 + 23n
	Dn,(ea)	49 + 25n	51 + 25n	54 + 25n
	(ea),Dn	47 + 23n	49 + 23n	52 + 23n

#### Table 5. Move Control Register and FMOVEM Operations Execution Timing

\*Add the appropriate effective address calculation time.

n is the number of registers transferred.

Operation	Comments	Best Case	Cache Case	Worst Case
FBcc.W	Branch Taken	18	20	23
	Branch Not Taken	16	18	19
FBcc.L	Branch Taken	18	20	23
	Branch Not Taken	16	18	21
FDBcc	True, Not Taken	18	20	24
	False, Not Taken	22	24	32
	False, Taken	18	20	26
FNOP	No Operation	16	18	19
FScc	Dn	16	18	21
	(An) + or - (An)*	18	22	25
	Memory**	16	20	23
FTRAPcc	Trap Taken	36	39	47
	Trap Not Taken	16	18	22
FTRAPcc.W	Trap Taken	38	41	45
	Trap Not Taken	18	20	23
FTRAPcc.L	Trap Taken	40	43	52
	Trap Not Taken	20	22	27

Table 6. Conditional Instructions Execution Timing

\*For condition true; subtract one clock for condition false.

\*\*Add the appropriate effective address calculation time.

Operation*	State Frame	Best Case	Cache Case	Worst Case
FRESTORE	Null	19	21	22
	Idle	55	57	58
	Busy	312	314	315
FSAVE	Null	14	16	18
	Idle (Minimum)	50	52	54
	Idle (Maximum)	286	218	290
	Busy (Minimum)	316	318	320
	Busy (Maximum)	552	554	556

Table 7. FSAVE and FRESTORE Instructions Execution Tir
--

\*Add the appropriate effective address calculation time.

#### FUNCTIONAL SIGNAL DESCRIPTIONS

This section contains a brief description of the input and output signals for the MC68881 floating-point coprocessor. The signals are functionally organized into groups as shown in Figure 10.

#### NOTE

The terms assertion and negation are used extensively. This is done to avoid confusion when describing "active-low" and "activehigh" signals. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.




Figure 10. MC68881 Input/Output Signals

Reprinted with permission of Motorola Inc.

Table 8. Coprocessor Interface Register Selection

A4-A0	Offset	Width	Туре	Register
0000×	\$00	16	Read	Response
0001x	\$02	16	Write	Control
0010×	\$04	16	Read	Save
0011x	\$06	16	R/W	Restore
0100x	\$08	16	-	(Reserved)
0101x	\$0A	16	Write	Command
0110x	\$0C	16	-	(Reserved)
0111x	\$0E	16	Write	Condition
100xx	\$10	32	R∕₩	Operand
1010x	\$14	16	Read	Register Select
1011x	\$16	16	-	(Reserved)
110xx	\$18	32	Read	Instruction Address
111xx	\$1C	32	R/W	Operand Address

#### ADDRESS BUS (A0 through A4)

These active-high address line inputs are used by the main processor to select the coprocessor interface register locations located in the CPU address space. These lines control the register selection as listed in Table 8.

When the MC68881 is configured to operate over an 8bit data bus, the A0 pin is used as an address signal for byte access of the coprocessor interface registers. When the MC68881 is configured to operate over a 16- or 32bit system data bus, both the A0 and  $\overline{S12E}$  pins are strapped high and or low as listed in Table 9.

Table 9. System Data Bus Size Configuration

A0	SIZE	Data Bus
_	Low	8-Bit
Low	High	16-Bit
High	High	32-Bit

#### DATA BUS (D0 through D31)

This 32-bit, bidirectional, three-state bus serves as the general purpose data path between the MC68020 and the MC68881. Regardless of whether the MC68881 is operated as a coprocessor or a peripheral processor, all interprocessor transfers of instruction information, operand data, status information, and requests for service occur as standard M68000 bus cycles.

The MC68881 will operate over an 8-, 16-, or 32-bit system data bus. Depending upon the system data bus configuration, both the A0 and SIZE pins are configurate specifically for the applicable bus configuration. (Refer to ADDRESS BUS (A0 through A4) and SIZE (SIZE) for further details.)

#### SIZE (SIZE)

This active-low input signal is used in conjunction with the A0 pin to configure the MC68881 for operation over a 8-, 16-, or 32-bit system data bus. When the MC66881 is configured to operate over a 16- or 32-bit system data bus, both the SiZE and A0 pins are strapped high and/or low as listed in Table 9.

#### ADDRESS STROBE (AS)

This active-low input signal indicates that there is a valid address on the address bus, and both the chip select  $(\overline{CS})$  and read/write  $(R/\overline{W})$  signal lines are valid.

#### CHIP SELECT (CS)

This active-low input signal enables the main processor access to the MC68881 coprocessor interface registers. When operating the MC68881 as a peripheral processor, the chip select decode is system dependent (i.e., like the chip select on any peripheral). The <u>CS</u> signal must be valid (either asserted or negated) when <del>AS</del> is asserted. Refer to **CHIP SELECT TIMING** for further discussion of timing restrictions for this signal.

#### READ/WRITE (R/W)

This input signal indicates the direction of a bus transaction (read/write) by the main processor. A logic high (1) indicates a read from the MC68881, and a logic low (0) indicates a write to the MC68881. The R<sup>T</sup>W signal must be valid when <del>AS</del> is asserted.

#### DATA STROBE (DS)

This active-low input signal indicates that there is valid data on the data bus during a write bus cycle.

#### DATA TRANSFER AND SIZE ACKNOWLEDGE (DSACK0, DSACK1)

These active-low, three-state output signals indicate the completion of a bus cycle to the main processor. The MC68881 asserts both the  $\overline{DSACK0}$  and  $\overline{DSACK1}$  signals upon assertion of  $\overline{CS}$ .

If the bus cycle is a main processor read, the MC68881 asserts DSACK0 and DSACK1 signals to indicate that the information on the data bus is valid. (Both DSACK signals may be asserted in advance of the valid data being placed on the bus.) If the bus cycle is a main processor write to the MC68881, DSACK0 and DSACK1 are used to acknowledge acceptance of the data by the MC68881.

The MC68881 also uses DSACK0 and DSACK1 signals to dynamically indicate to the MC68020 the "port" size (system data bus width) on a cycle-by-cycle basis. Depending upon which of the two DSACK pins are asserted in a given bus cycle, the MC68020 assumes data has been transferred to/from an 8, 16, or 32-bit wide data port. Table 10 lists the DSACK assertions that are used by the MC68881 for the various bus cycles over the various bus cycles over the various bus cycles to sche various the

Table 13 indicates that all accesses over a 32-bit bus where A4 equals zero are to 16-bit registers. The MC68881 implements all 16-bit coprocessor interface registers on data lines D16-031 (to eliminate the need for on-chip multiplexers); however, the MC68020 expects 16-bit registers that are located in a 32-bit port at odd word addresses (A1 = 1) to be implemented on data lines D0-D15. For accesses to these registers when configured for 32bit bus operation, the MC68881 generates DSACK signals as listed in Table 10 to inform the MC68020 of valid data on D16-D31 instead of D0-D15.

An external holding resistor is required to maintain both DSACK0 and DSACK1 high between bus cycles. In order to reduce the signal rise time, the DSACK0 and DSACK1 lines are actively pulled up (negated) by the MC68881 following the rising edge of AS or DS, and both DSACK lines are then three-stated (placed in the highimpedance state) to avoid interference with the next bus cycle.

#### RESET (RESET)

This active-low input signal causes the MC68881 to initialize the floating-point data registers to non-signaling not-a-numbers (NANs) and clears the floating-point control, status, and instruction address registers.

When performing a power-up reset, external circuitry should keep the RESET line asserted for a minimum of

four clock cycles after V<sub>CC</sub> is within tolerance. This assures correct initialization of the MC68881 when power is applied. For compatibility with all M68000 Family devices, 100 milliseconds should be used as the minimum.

When performing a reset of the MC68881 after  $V_{CC}$  has been within tolerance for more than the initial power-up time, the RESET line must have an asserted pulse width which is greater than two clock cycles. For compatability with all M68000 Family devices, 10 clock cycles should be used as the minimum.

#### CLOCK (CLK)

The MC68881 clock input is a TTL-compatable signal that is internally buffered for development of the internal clock signals. The clock input should be a constant frequency square wave with no stretching or shaping techniques required. The clock should not be gated off at any time and must conform to minimum and maximum period and pulse width times.

#### SENSE DEVICE (SENSE)

This pin may be used optionally as an additional GND pin, or as an indicator to external hardware that the MC68881 is present in the system. This signal is internally connected to the GND of the die, but it is not necessary to connect it to the external ground for correct device operation. If a pullup resistor (which should be larger than 10 kohm) is connected to this pin location, external hardware may sense the presence of the MC68881 in a system.

#### POWER (V<sub>CC</sub> and GND)

These pins provide the supply voltage and system reference level for the internal circuitry of the MC68881. Care should be taken to reduce the noise level on these pins with appropriate capacitive decoupling.

#### NO CONNECT (NC)

One pin of the MC68881 package is designated as a no connect (NC). This pin position is reserved for future use by Motorola, and should not be used for signal routing or connected to  $V_{CC}$  or GND.

#### SIGNAL SUMMARY

Table 11 provides a summary of all the MC68881 signals described in this section.

Data Bus	A4	DSACK1	DSACKO	Comments
32-Bit	1	L	L	Valid Data on D31-D0
32-Bit	0	L	н	Valid Data on D31-D16
16-Bit	×	L	н	Valid Data on D31-D16 or D15-D0
8-Bit	×	н	L	Valid Data on D31-D24, D23-D16, D15-D8, or D7-D
All	×	н	н	Insert Wait States in Current Bus Cycle

Tabl	e 10.	DSACK	Assertions
------	-------	-------	------------

1

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A0-A4	Input	High	-
Data Bus	D0-D13	Input/Output	High	Yes
Size	SIZE	Input	Low	_
Address Strobe	ĀS	Input	Low	-
Chip Select	CS	Input	Low	-
Read/Write	R/W	Input	High/Low	_
Data Strobe	DS	Input	Low	-
Data Transfer and Size Acknowledge	DSACKO, DSACK1	Output	Low	Yes
Reset	RESET	Input	Low	-
Clock	CLK	Input	_	-
Sense Device	SENSE	Input/Output	Low	No
Power Input	V <sub>CC</sub>	Input	_	_
Ground	GND	Input	_	-

Table 11. Signal Summary

#### INTERFACING METHODS

#### MC68881/MC68020 INTERFACING

The following paragraphs describe how to connect the MC68881 to an MC68020 for coprocessor operation via an 8-, 16-, or 32-bit data bus.

#### 32-Bit Data Bus Coprocessor Connection


Figure 11 illustrates the coprocessor interface connection of an MC68881 to an MC688020 via a 32-bit data bus. The MC68881 is configured to operate over a 32-bit data bus when both the A0 and SIZE pins are connected to V<sub>CC</sub>.

#### **16-Bit Data Bus Coprocessor Connection**

Figure 12 illustrates the coprocessor interface connection of an MC68881 to an MC68020 via a 16-bit data bus. The MC68881 is configured to operate over a 16-bit data bus when the SiZE pin is connected to  $V_{CC}$ , and the A0 pin is connected to GND. The sixteen least significant data pins (D0-D15) must be connected to the sixteen most significant data pins (D16-D31) when the MC68881 is configured to operate over a 16-bit data bus (i.e., connect D0 to D16, D1 to D17, ... and D15 to D31). The DSACK pins of the two devices are directly connected, although it is not necessary to connect in this configuration.

#### 8-Bit Data Bus Coprocessor Connection

Figure 13 illustrates the connection of an MC68881 to an MC68020 as a coprocessor over an 8-bit data bus. The MC68881 is configured to operate over an 8-bit data bus when the  $\overline{SIZE}$  pin is connected to GND. The twenty four least significant data pins (D0-D23) must be connected to the eight most significant data pins (D24-D31) when the MC68881 is configured to operate over an 8-bit data bus (i.e., connect D0 to D8, D16 and D24; D1 to D9, D17, and D25; ... and D7 to D15, D23 and D31). The DSACK pins of the two devices are directy connected, although it is not necessary to connect the DSACK1 pin since the MC68881 never asserts it in this configuration.



Reprinted with permission of Motorola Inc.




Figure 12. 16-Bit Data Bus Coprocessor Connection

#### MC68881-MC68000/MC68008/MC68010 INTERFACING

The following paragraphs describe how to connect the MC68881 to an MC68000, MC68008, or MC68010 processor for operation as a peripheral via an 8- or 16-bit data bus.

#### **16-Bit Data Bus Peripheral Processor Connection**

Figure 14 illustrates the connection of an MC68881 to an MC68000 or MC68010 as a peripheral processor over a 16-bit data bus. The MC68881 is configured to operate over a 16-bit data bus when the SIZE pin is connected to  $V_{CC}$ , and the A0 pin is connected to GND. The sixteen least significant data pins (D0-D15) must be connected to the sixteen most significant data pins (D16-D31) when the MC68881 is configured to operate over a 16-bit data bus (i.e., connect D0 to D16, D1 to D17, ... and D15 to D31). The DSACK1 pin of the MC68881 is connected to the DTACK pin of the main processor, and the DSACK0 pin is not used.

When connected as a peripheral processor, the MC68881 cbip select (CS) decode is system dependent. If the MC68000 is used as the main processor, the MC688881 CS must be decoded in the supervisor or user data spaces. However, if the MC68010 is used for the main processor, the MOVES instruction may be used to emulate any CPU space access that the MC68020 generates for coprocessor communications. Thus, the CS decode logic for such systems may be the same as in an MC68020 system, such that the MC6881 will not use any part of the data address spaces.




Figure 13. 8-Bit Data Bus Coprocessor Connection




Figure 14. 16-Bit Data Bus Peripheral Processor Connection

#### 8-Bit Data Bus Peripheral Processor Connection

Figure 15 illustrates the connection of an MC68881 to an MC68008 as a peripheral processor over an 8-bit data bus. The MC68881 is configured to operate over an 8-bit data bus when the  $\overline{SIZE}$  pin is connected to GND. The eight least significant data pins (D0-D7) must be connected to the twenty four most significant data pins (D8-D31) when the MC68881 is configured to operate over an 8-bit data bus (i.e. connect D0 to D8, D16, and D24; D1 to D9, D17, and D25; ... and D7 to D15, D23, and D31). The DSACK0 pin of the MC680881 is connected to the DTACK pin of the MC68008, and the DSACK1 pin is not used.

When connected as a peripheral processor, the MC68881 chip select ( $\overline{CS}$ ) decode is system dependent, and the  $\overline{CS}$  must be decoded in the supervisor or user data spaces.




Figure 15. 8-Bit Data Bus Peripheral Processor Connection

# **APPENDIX E**

# The 6800 Microprocessor: A Historical Perspective


# E.1 INTRODUCTION

Motorola introduced the 6800 microprocessor about the same time other 8-bit CPUs, such as Intel's 8080 and 8085, became available. The ease of use and large peripheral support of the 6800 made it an ideal teaching CPU, and many colleges adopted it as their 8-bit standard for use in the classroom. This appendix is not intended to be a detailed reference on the 6800, but merely a review of its functions for those students already familiar with it and a source of information for those unfamiliar with it. In any event, our main goal is ultimately to compare the features of the 6800 with those of the 68000.

Section E.2 examines the software model of the 6800 and its register set. Section E.3 gives a functional description of the 6800, paying special attention to the control signals. In addition, a simple interfacing example is presented, showing how the 6800 communicates with a peripheral. Section E.4 summarizes the 6800's instruction set and addressing modes. Section E.5 contains sample programs showing the 6800 performing simple control applications and basic programming functions. Finally, Section E.6 compares the 6800 to the 68000.

# E.2 THE SOFTWARE MODEL OF THE 6800

The 6800 is an 8-bit CPU containing two 8-bit accumulators (A and B), a 16-bit index register (IX), and 16-bit program counter (PC) and stack pointer (SP) registers. An 8-bit condition code register (CCR) is also available, allowing for program testing of the standard conditions, such as zero, overflow, and sign. Figure E.1 shows a software model of the 6800. Two's complement arithmetic




is performed using either accumulator. The 16-bit registers (IX, SP, and PC) may be used to address any location in the 6800's 64K address space (from 0000 to FFFF). Do not let the lack of internal registers fool you. The 6800 contains special instructions that allow certain memory locations to do the same work as an internal register, and we will see examples of these instructions in Section E.4.

# E.3 A FUNCTIONAL DESCRIPTION OF THE 6800

Before we examine the instruction set of the 6800, it would be helpful to look at the actual chip itself and study its hardware features, since this method will give us more to think about when we later explore the 6800's instructions. Figure E.2 shows a diagram of the 6800 with its input and output pins grouped by function; the direction of the arrows indicates whether the pin is an input or an output.

The first group of pins is used to supply power to the 6800.  $V_{cc}$  and  $V_{ss}$  are used to apply +5 V and ground to the chip (there are two ground pins).

The second group of pins is used to control the microprocessor's timing. The phase 1 and phase 2 clocks are used to generate all internal CPU timing. They are nonoverlapping, out-of-phase, TTL signals generated externally, with a



typical frequency of 1 MHz. Older CPUs, such as the 8080, required two-phase clocks for proper operation. Newer ones, such as the Z80 and 68000, require only one clock input.

RESET is used to initialize the processor, normally after a power-on has occurred. When RESET has been low for at least eight clock cycles, the 6800 performs its internal resetting chores. One of the special tasks it will perform is to fetch the start-up program counter from memory locations FFFE and FFFF. The high byte of the PC will be loaded from location FFFE, and the low byte of the PC from location FFFF.

Suppose, for example, that location FFFE contains FC and location FFFF contains the value 00. Upon reset, the 6800 will read these two locations and begin program execution at location FC00. For this reason, designers of 6800 systems place their ROMs at the high end of memory, to ensure that a correct start-up program counter is fetched.

The last signal in this group, HALT, is used to stop the 6800 during normal program execution. When it is halted, a number of things occur. First, the BA (bus available) output will go high (it is normally low), indicating that the microprocessor has been halted. In addition, the address and data buses, together with the R/W line, will go to the high-impedance state, essentially disconnecting the CPU from the outside world. Finally, a low will be output on VMA (valid memory address), to ensure that no improper addressing of memory or peripherals occurs during the halt state.

The 6800 can recognize some external events even while halted. Should an interrupt occur, on either  $\overline{\text{NMI}}$  or  $\overline{\text{IRQ}}$ , the 6800 will latch onto the request and act on it as soon as it begins executing instructions again. If  $\overline{\text{RESET}}$  is activated, the processor will prepare to fetch the new program counter from FFFE and FFFF as soon as the HALT line is released (put into the high state).

The next group of signals is used to interrupt the processor and control it during DMA operations. Both  $\overline{\text{NMI}}$  (nonmaskable interrupt) and  $\overline{\text{IRQ}}$  (interrupt request) are external inputs, with  $\overline{\text{NMI}}$  having priority. This means that the 6800 will process the  $\overline{\text{NMI}}$  request before processing the  $\overline{\text{IRQ}}$  request, should both occur at the same time.  $\overline{\text{NMI}}$  cannot be disabled via software, unlike  $\overline{\text{IRQ}}$ , which depends on the interrupt mask bit in the condition code register. If this bit is high, no interrupt processing will take place. Furthermore,  $\overline{\text{NMI}}$  is an edge-sensitive input, unlike  $\overline{\text{IRQ}}$ , which is level-sensitive.

Both interrupts, when processed, cause the program counter, index register, accumulators, and condition code register to be pushed onto the stack. After this has been done, the address for the interrupt routine is fetched from memory and the interrupt mask bit is set. Table E.1 shows how the routine addresses are assigned to reserved locations. A NMI causes the 6800 to load the interrupt routine address from locations FFFC and FFFD. IRQ loads the routine address from FFF8 and FFF9. The software interrupt is implemented via a special instruction that we will look at in Section E.4. Without ROM at the upper end of memory, we would not be able to store the interrupt routine addresses, which would result in a limited-use 6800.

The next signal, DBE (data bus enable), controls the state of the CPU data bus. When DBE is high, the data bus is active and internal bus drivers are enabled (at appropriate times under microprocessor control). When an external device wishes to use the CPU's data bus for its own purposes (as in a DMA operation), DBE should be held low. This causes the data bus to enter a highimpedance state until DBE is returned high.

The last signal in this group is TSC (three-state control). When high, it will cause the 6800 to place its address lines and  $R/\overline{W}$  output into a state of high impedance. Since this could be disastrous if the 6800 is executing a program (data or instruction may be lost), execution should be suspended while TSC is high. This can be done by stopping the CPU clock. While the absence of transitions on the phase 1 and 2 clocks serves to suspend program execution during a DMA operation, it can also lead to loss of data within the CPU is TSC is held high for an extended period of time (slightly longer than 4  $\mu$ s for a 1-MHz CPU). This restriction requires that DMA operations be kept very short, completing within 4 cycles of the main system clock.

To ensure proper operation of external circuitry while TSC is active, the VMA and BA signals are forced low. This disables any logic circuitry that depends on these signals for proper operation, preventing false writes to memory or peripherals during times when TSC is high.

TABLE E.1	Interrupt vector
memory map	

PC <sub>HI</sub>	PCLO	Interrupt
FFFE	FFFF	reset
FFFC	FFFD	NMI
FFFA	FFFB	software interrupt
FFF8	FFF9	IRQ

The last group of signals has to do with the system address and data buses and their control signals. The 6800 has a 16-bit address bus, available on address lines  $A_0$  through  $A_{15}$ , with  $A_{15}$  being the MSB. These 16 address lines provide for a 64KB address space. Usually the address space is divided into portions dedicated to RAM, ROM, and I/O.

 $D_0$  through  $D_7$  form the 8-bit bidirectional data bus. Both buses are capable of driving one TTL load. If any address or data line is required to drive more than one TTL device, a standard bus buffer should be used.

BA (bus available) is normally low. When high it indicates that the 6800 has halted, and external circuitry may use the bus. The CPU may be stopped by activating the  $\overrightarrow{\text{HALT}}$  line, or by executing a WAIT instruction (which is described in Section E.4). BA will also go low when TSC is brought high.

VMA (valid memory address) is an output that is used to tell external circuitry that the address bus contains valid information. Memory and peripheral enabling circuitry should make use of this signal to ensure proper addressing.

The last CPU signal is  $\mathbb{R}/\overline{\mathbb{W}}$ . When high the 6800 is reading data from the data bus. When low, the 6800 is writing. This output will be tristated when the CPU is halted, or when TSC is high.

Now that we have examined all of the 6800's signals, let us look at an example of how to place a memory device into the microprocessor's address space. In Figure E.3 we see how a 2732 EPROM (erasable programmable readonly memory) is connected to the 6800. Address lines  $A_0$  through  $A_{11}$  go right to the 2732, which will use them to internally select one of 4K possible locations. The eight data outputs of the 2732 go to the 6800's data bus. The R/W line is inverted, to provide the proper level on the 2732's OE (output enable) input. To read data from the EPROM, the  $\overline{CS}$  input must also be low. The address decoder connected to CS ensures that the 2732 will only be enabled when three conditions are met: First, the upper nibble of the address line  $(A_{12})$ through  $A_{15}$ ) must contain all 1s (this gives us our F in the starting address of F000). Second, the VMA signal must be high. This guarantees that the data on the address bus are valid. Third, the phase 2 clock signal must be high. This prevents the data transfer from taking place before the 6800 is ready for it. If any of these three conditions is not met, the output of the OR gate will be high, disabling the 2732 (and tristating its data outputs).

# E.4 THE 6800 INSTRUCTION SET

Now that we have a feeling for the hardware operation of the 6800, we can take a look at the software capabilities of this 8-bit CPU. The 6800's instruction set can perform arithmetic and logical operations, 8- and 16-bit data transfers, and conditional branches. It can process four types of interrupts and handle nested subroutines via a system stack. The CPU's 72 basic instructions combine with 8 different addressing modes, giving 197 possible instruction formats. The next five sections give examples of each instruction group.




FIGURE E.3 A 4K EPROM mapped to address F000

# Arithmetic Instructions

The 6800 provides a number of arithmetic instructions, most of which operate on the A and B accumulators. Some instructions manipulate the 16-bit index register X. We will look at one instruction in detail, using different addressing modes when possible. Then we will see examples of other instructions in the arithmetic group.

Table E.2 presents four different ways to write the ADDA instruction, which is used to add data to accumulator A. The first form of addressing used is immediate. The value to be added to accumulator A is supplied in the operand field. Thus, ADDA #2FH means to add the value 2F to accumulator A.

The second instruction uses direct addressing. This form of addressing uses locations in the first *page* of memory, locations 0000 to 00FF. Here a page is defined as a 256-byte block of memory. The 6800 knows to look only in the first 256 locations whenever direct addressing is used. The programmer supplies the address where the data is located in this page, as the operand of the instruction. With this in mind, you should see that ADDA 38H means to add the data from address 38H (in the first page of memory) to the accumulator.

The third instruction employs indexed addressing. Here, an 8-bit value supplied in the operand is added to the 16-bit index register. The resulting

TABLE E.2 ADDA	Different forms of	Instruction	Addressing Mode
		ADDA #2FH	immediate
		ADDA 38H	direct
		ADDA 4,X	indexed
		ADDA 3C95H	extended

16-bit value becomes the address of the data that is to be added to the accumulator. Suppose that register X contains 5A00. The ADDA 4,X instruction would instruct the 6800 to add the data contained in location 5A04 to the accumulator.

What is nice about these first three instructions is that they all require only 2 bytes of code. Normally, 2 bytes are used just to supply the address of the data. In this case, the use of direct and indexed addressing eliminates the extra byte. For those times when you may wish to supply the actual 2-byte address of the data, extended addressing is used. ADDA 3C95H instructs the 6800 to add the data from location 3C95 to the accumulator. This translates into a 3-byte instruction. A good practice is to avoid extended addressing, which wastes execution time when the third byte is fetched.

Many of the other arithmetic instructions make use of these addressing modes as well. Examples are:

ABA	Add accumulator B to A
ADDB	Add to accumulator B
ADCA/ADCB	Add with carry to accumulator
SUBA/SUBB	Subtract from accumulator
SBCA/SBCB	Subtract with carry from accumulator
SBA	Subtract accumulators
CLRA/CLRB	Clear accumulators
CLR	Clear a memory location
NEGA/NEGB	Negate accumulator, 2s complement
COMA/COMB	Complement accumulator
COM	Complement data at a memory location
INCA/INCB	Increment accumulator
INC	Increment data at a memory location
DECA/DECB	Decrement accumulator
DEC	Decrement data at a memory location

INX/INS	Increment index/stack pointer register
DEX/DES	Decrement index/stack pointer register
DAA	Decimal adjust accumulator A

Some of these instructions utilize **implied** addressing. This form of addressing uses information present in the opcode itself, so there is no need for an operand. Examples of implied addressing are ABA, SBA, COMA and COMB, DAA, and others. Note the lack of advanced arithmetic instructions, such as multiply and divide.


# Logical Instructions

These instructions are provided to implement Boolean operations on data. Logical operations are most useful when testing or manipulating data. The 6800 provides the following logical operations:

ANDA/ANDB	AND accumulator with data
EORA/EORB	Exclusive OR accumulator with data
ORAA/ORAB	OR accumulator with data

Other instructions include the rotate and shift instructions, which are used to move individual bits around inside the accumulators and memory. Shifting left or right is a very useful way to double or halve a binary valve. The instructions provided for these operations are:


ROLA/ROLB	Rotate accumulator left
ROL	Rotate data in a memory location left
RORA/RORB	Rotate accumulator right
ROR	Rotate data in a memory location right
ASLA/ASLB	Arithmetic shift left accumulator
ASL	Arithmetic shift left data in a memory location
ASRA/ASRB	Arithmetic shift right accumulator
ASR	Arithmetic shift right data in a memory location
LSRA/LSRB	Logical shift right accumulator
LSR	Logical shift right data in a memory location



There are some differences between rotates and shifts. The rotate instructions circulate the eight accumulator bits and the carry flag. Figure E.4 shows how ROLA and RORA affect the accumulator and carry flag. These instructions actually perform a 9-bit rotate. The arithmetic shift left (ASLA/ASLB) and logical shift right (LSRA/LSRB) instructions work differently. In this case a zero is shifted into the accumulator, and the data that gets shifted out is placed in the carry flag. Figure E.5 shows how this is done. The arithmetic shift right is very similar to the logical shift right. The difference is that a zero is *not* shifted into bit 7. Instead, bit 7 is shifted into itself so that it stays the same. This serves to keep the sign the same, in cases when the accumulator contains the 2s complement representation of a number.

# **Data Transfer Instructions**

This group of instructions allow the movement of 8- and 16-bit quantities between memory and the processor registers, and between the registers themselves. Instructions that manipulate 8-bit values are the following:





LDAA/LDAB	Load accumulator
STAA/STAB	Store accumulator
TAB	Transfer from accumulator A to B
TBA	Transfer from accumulator B to A
PULA/PULB	Pull accumulator data from stack
PSHA/PSHB	Push accumulator onto stack

Two additional instructions allow accumulator A to exchange data with the condition code register:

TAP	Transfer A	to the condition	code register
TPA	Transfer th	e condition code	register to A

Sixteen-bit transfers are used mainly for the index and stack pointer registers. Instructions for this purpose are:

DS	Load stack pointer
JDX	Load index register
STS	Store stack pointer
STX	Store index register
TSX	Transfer from stack pointer to index registe
XS	Transfer from index register to stack pointe

Most of the instructions in the data transfer group allow the use of immediate, direct, extended, and indexed addressing. Some of them—TBA and PUL and PSH, for example—use implied addressing and require no operands.

# **Conditional Instructions**

This group contains the conditional and unconditional branches and jumps and various instructions for testing data. CMPA/CMPB (compare accumulator) is used to compare an accumulator with an 8-bit value. The condition codes are set accordingly. CBA is used to compare accumulator B to A (by an internal A minus B operation). CPX (compare index register) is used for 16-bit comparisons. In all comparisons, the register data remain unchanged; only the condition codes are affected. TSTA, TSTB, and TST are used to test either an accumulator or memory location for zero. The BITA/BITB instructions are used to perform a logical AND on the accumulator and a specified memory location.

Once the condition codes have been adjusted, a number of conditional branch instructions may be used to control program flow. These conditional branch instructions are:

- BHI Branch if higher
- BLS Branch if lower or same

BCC	Branch if carry clear
BCS	Branch if carry set
BNE	Branch if not equal
BEQ	Branch if equal
BVC	Branch if overflow clear
BVS	Branch if overflow set
BPL	Branch if plus
BMI	Branch if minus
BGE	Branch if greater than or equal to zero
BLT	Branch if less than zero
BGT	Branch if greater than zero
BLE	Branch if less than or equal to zero

The 14 conditional branches provide the programmer with a good amount of flexibility. If the need arises for an unconditional branch, the BRA (branch always) instruction can be used. Branches are always relative to the current program counter, with the displacement specified by a single, signed byte. This means that all branches are limited to a range of 127 locations forward and 128 backward. When this poses a restriction and a location farther away must be jumped to, the JMP (unconditional jump) instruction can be used. JMP requires a 2-byte address in its operand field.

If subroutines are used in a program, either BSR (branch to subroutine) or JSR (jump to subroutine) should be used. Both instructions cause the program counter to be pushed onto the stack. When the subroutine finishes execution, control is returned to the correct point in the program by using the RTS (return from subroutine) instruction.

# Machine Control Instructions

The last group of instructions deal with interrupt processing and condition code manipulation. Instructions are provided to set and clear three of the 6800's condition codes, and consist of the following:

CLV	Clear overflow bit (bit V)
SEV	Set overflow bit
CLC	Clear carry (bit C)
SEC	Set carry
CLI	Clear interrupt mask bit (bit I)
SEI	Set interrupt mask bit

In Section E.3 we examined the operation of the  $\overline{IRQ}$  and  $\overline{NMI}$  signals. When either of these interrupts begins processing, the processor will complete the current instruction and save processor status on the stack. The processor status consists of the current program counter, the state of the condition code register, the contents of both accumulators, and the index register. All are saved on the stack when an external interrupt occurs, or if the processor executes either the SWI (software interrupt) or WAI (wait for interrupt) instructions.

If the interrupt mask bit is set, the 6800 will not respond to an  $\overline{IRQ}$ , other than to latch the request. When and if the interrupt mask is cleared at a later time, the  $\overline{IRQ}$  will be processed.  $\overline{NMI}$  is unaffected by the interrupt mask bit because it is nonmaskable.

The WAI instruction is a handy time-saver. When a programmer knows an interrupt will occur, the WAI instruction can be used to save the processor status and place the processor in a wait state until the interrupt occurs. Since the status has already been saved, interrupt processing can begin immediately.

Using SWI provides the programmer with a way to interrupt program flow from *inside* the processor. Whenever any kind of interrupt has occurred, the interrupt processing routine must use the RTI (return from interrupt) instruction to restore processor status and resume proper program execution.

Finally, what microprocessor instruction set would be complete without a NOP (no operation) instruction? This instruction does nothing except waste CPU time, and thus it finds application in delay loops.

### E.5 6800 PROGRAMMING EXAMPLES

In this section we will look at three example programs, each designed to illustrate the use of the 6800 in a simple control/testing application. The examples are kept short and simple, but still contain a good mix of instructions from all of the instruction groups covered in Section E.4.

# Performing EPROM Checksums

It is often important to check the entire contents of an EPROM, to ensure the correctness of its data. Checking each and every byte would unfortunately slow things down and make the test more complex. An easier method, which yields good results, is to perform a **checksum** of the EPROM. This involves adding up the data from each location (ignoring the overflow), to come up with a sum representative of the entire EPROM contents. The idea is that if a single bit changes in any location, the sum will be different and the bad EPROM recognized.

In this example, the last location in the EPROM will be used to store the 2s complement of the checksum. When the EPROM is then checked and all locations are added up, the result should be zero! Any nonzero answer means the EPROM data has been changed. The routine CHKSUM will be employed to perform the test, using the carry flag upon return to indicate success or failure.

CHKSUM	CLRA LDX	FIRST	;initialize sum to zero ;get starting EPROM address
NEXT	ADDA	0, X	;add EPROM data to accumulator
	CPX	LAST	;has final EPROM location been reached?
	BEQ	TEST	
	INX		;no, point to next location
	BRA	NEXT	;and continue summing
TEST	CLRB		;clear accumulator B
	CBA		;compare accumulators (is A zero?)
	BNE	FAIL	
	CLC		;EPROM passes, clear carry flag
	RTS		
FAIL	SEC		;EPROM failed, set carry flag
	RTS		

FIRST and LAST are reserved memory locations that must be loaded with the starting and ending EPROM locations, prior to calling CHKSUM. Using these data areas allows for testing of different size EPROMs without modifying the program.

### Monitoring Temperature Levels

In this example the 6800 will be used to monitor the temperature of an industrial process. When the temperature exceeds a predetermined threshold value, a warning light will be turned on. The temperature will be monitored by the use of a thermistor, a resistor whose value changes with temperature. This change in resistance will cause a similar change in voltage, which will be converted into an 8-bit binary value via an analog-to-digital converter. This value is obtained by reading memory location 8C00. The warning indicator is an LED that can be turned on by writing a logic 1 to bit 5 of memory location 8D00. Figure E.6 shows a simple block diagram of the entire control process. The threshold value used for comparisons is stored in location THRESH. TEMPMON is designed as a continuous loop, constantly monitoring the temperature as long as the microprocessor is running.

TEMPMON	CLR	8D00H	;make sure LED is off
GETAD	LDAA	8C00H	;get A/D data (temperature reading)
	CMPA	THRESH	;compare with threshold value
	BLT	GETAD	;temperature is within range
	LDAA	#20H	;overtemp, turn on warning LED
	STAA	8D00H	
OVER	LDAA	8C00H	;now monitor temperature until it drops
	CMPA	THRESH	; below the threshold
	BLT	TEMPMON	
	BRA	OVER	

# Keeping Time with Interrupts

In this example, we will use the 60-Hz powerline frequency as a reference for our program. The task before us is to write a routine that will issue a SWI once every second. One obvious application of this would be in a software clock. But dedicating the computer to the mundane chore of keeping time would be ineffi-






FIGURE E.6 Monitoring temperature in an industrial process

cient, since most of the computer's time would be spent looking for transitions on the slowly changing 60-cycle waveform. A better solution is to let the powerline frequency interrupt the computer 60 times a second, freeing up the processor for other things during times when it is not being interrupted. The interrupt service routine will keep track of the number of interrupts received and issue the SWI when 60 have occurred. Figure E.7 shows a Schmitt trigger converting the sinusoidal powerline frequency into a 60-Hz square wave, which is used to trigger NMI. The reference waveform is available on the low-voltage secondary of the transformer in the computer's power supply. The routine NMITIME uses the value contained in COUNT to keep track of the





number of interrupts received. The interrupt vector at locations FFFC/FFFD (see Table E.1) must point to the address of NMITIME. In addition, start-up software must take care of initializing COUNT to 60, for proper timekeeping.

NMITIME	LDAA DECA	COUNT	;get interrupt count
	BEQ STAA	ONESEC COUNT	;have 60 occurred? :no. save current count
	CLI	COONT	;enable interrupts
	RTI		;resume current program
ONESEC	LDAA STAA	#60 COUNT	;reset interrupt counter
	CLI		;enable interrupts
	SWI RTI		;issue one-per-second SWI ;resume current program

#### E.6 THE 6800 VERSUS THE 68000

Even though the 68000 is more advanced than the 6800, some similarities between the two processors exist. Actually, Motorola intended this to be the case, so that the line of peripherals already designed for the 6800 would be available for use with the 68000. To make this happen, Motorola included VMA and a signal called the E clock on the 68000 to perform what it calls **synchronous** bus transfers. These are data bus transfers that take place between the 68000 and the slower 6800 peripherals.

Motorola also retained the same format for storing double bytes (words) in memory. Both processors save the most significant byte first.

As to differences, there are many. The two-phase clock has been replaced by a single clock input. The data bus has been expanded to 16 bits and the address bus to 23 bits, with some additional signals for accessing upper and lower memory bytes. This change in the address bus increases the memory space from 64KB to over 16 million bytes!

The instruction sets are also different, meaning that no 6800 opcodes will execute on the 68000. Instead of two accumulators, the 68000 contains eight data registers and eight address registers. The enhanced instruction set includes multiplication and division instructions and 14 different addressing modes.

From a hardware standpoint, we also see improvements. The 68000 comes with clock speeds as high as 12.5 MHz. Seven levels of prioritized external interrupts are available, and 255 internal **exceptions** (a fancy name for interrupt) are available. The 68000 also provides for high-speed data transfers through a special signal called DTACK (data transfer acknowledge).

And this is only the tip of the iceberg. We will discover many other features when we study the hardware and software of the 68000 in more detail.

# INDEX

Address bus, 178 Address decoder, 194-201 Address error, 101 Addressing modes. Absolute long address, 44 Absolute short address, 24, 44 Address register direct, 40 Address register indirect, 40 Address register indirect with displacement. 42-43 Address register indirect with index, 43 Address register indirect with postincrement, 24, 41 Address register indirect with predecrement, 24, 41-42 Data register direct, 23, 39–40 Immediate data, 24, 47 Implied, 24, 48 Program counter with displacement, 24, 44 - 45Program counter with index, 45-47 Quick immediate data, 47 Address strobe, 177 Assembler, 34, 79 Asynchronous data transfer, 177-178 Autovector, 103 Auxiliary routines, **BLANK**, 326 CHAR\_IN, 325 CHAR\_OUT, 326 CRLF, 326 **ERROR**, 328 FREEZE, 329

GET\_ADDR, 329 GET\_BYTE, 328 INIT\_ACIA, 325 INSTAT. 325 PANIC, 329 PRINT\_BYTE, 327 PRINT\_LONG, 327 PRINT\_MSG, 326 PRINT\_WORD, 327 SIGN\_ON, 326 TO\_\_HEX. 328 VALDIG, 327 Base address, 195 Base e, 137 BAUD rate, 233 BCD addition, 129 BCD division, 132 BCD multiplication, 130 BCD subtraction, 130 Bidirectional data bus, 178 Binary addition, 125 Binary division, 128 Binary multiplication, 127 Binary subtraction, 126 Bubble sort, 123 Burglar alarm, 141 Bus arbitration, 175-177, 181 Bus buffering, 189 Bus contention, 6 Bus master, 176

Auxiliary routines, continued

Cache, 28-29 Calculator project, Control program, 83-84 Initial questions, 30 Introduction, 14-15 Special functions, 162-164 Carry flag, 49 Central processing unit (CPU), 2 Closed-loop system, 146 Command recognizer, 330 Condition codes, 20, 48-49 Conditional instructions, 70-72 Constant-speed motor controller, 146 Context, 90 Context switch, 159 Control bus, 177 Coprocessor, 3, 295-300 Cross assembler, 34 Cycle state, 180

Damping resistor, 213 Descriptor, 261 Digital-to-analog converter, 278-280 Direct memory access (DMA), 5, 216, 246-257 DTACK delay generator, 204-206 Dynamic address translation, 258 Dynamic RAM, 208-216

E-clock, 172 Effective address, 49 Exception handler, 20, 108-110, 149-152 Exception priority, 99 Exception stack frame, 98 Exceptions, Address error, 101 Bus error, 101 CHK, 107 Divide-by-zero, 108 Illegal instruction, 104 Interrupts, 102 Privilege violation, 106 Reset, 100 Trace, 101 **TRAP**, 106 **TRAPV**, 107 Unimplemented instructions, 106 Exception vector table, 96-97 Extend flag, 49

FIFO, 157 Floating-point constants, 297 Floating-point instructions, 296-297 Floating-point number, 298 Function code outputs, 171-172 Halt indicator, 310-311 Instructions. ABCD. 69 ADD, 55 ADDA, 56 ADDI, 56 ADDQ, 56 ADDX, 56 AND, 63 ANDI, 63, 75 ASL, 66 ASR, 66 Bcc, 70 BCHG, 67 BCLR, 68 BRA, 72 **BSET. 68 BSR**, 73 BTST, 68 CHK, 77, 107 CLR, 57 CMP, 57 **CMPA**. 57 CMPI, 58 CMPM, 58 DBcc, 71 **DIVS**, 58 **DIVU**, 59 EOR. 64 EORI, 64, 75 EXG, 49 EXT, 59 ILLEGAL, 78 JMP, 73 **JSR**, 74 LEA, 49 LINK, 50 LSL, 66 LSR. 66 MOVE, 50, 75 MOVEA, 51 MOVEM, 51

Instructions, continued MOVEP, 53 MOVEQ, 54 MULS, 60 MULU, 60 NBCD, 69 NEG. 60 NEGX. 61 NOT, 64 OR, 63 **ORI.** 63 PEA, 54 RESET. 77 ROL, 66 ROR. 66 **ROXL**. 66 **ROXR**. 66 RTE, 77 RTR, 74 RTS, 74 SBCD, 70 Scc. 71 **STOP**, 77 SUB, 61 SUBA, 61 **SUBI.** 61 SUBQ, 62 SUBX, 62 SWAP, 55 **TAS**, 62 TRAP, 78, 106 TRAPV, 78, 107 TST, 62 UNLK, 55 Instruction continuation, 28 Instruction execution times, 147-149 Interrupt, 4, 175 Interrupt acknowledge cycle decoder, 172 Interrupt mask, 21

Keypad scanner, 282-285

Linked list, 152–154 Linker, 37 List file, 34, 36 Logical address, 261 Logical memory, 28

Machine code, 34 Memory address decoder, 194-201 Memory management, 160, 257-265 Memory-mapped I/O, 224 Memory-mapped video, 239 Microcontroller, 6 Microprocessor evolution, 8-10 Microprocessor system block diagram, 9 Monitor command routines, DUMP, 331 EXECUTE, 333 GETCMD, 330 MOOV, 333 PATCH, 334 Multiplexed display, 285–286 Multitasking, 158-160

Negative flag, 48 Nil pointer, 152 Non-volatile memory (NVM), 4 Nonmaskable interrupt, 25, 102 Normalization, 133

Object file, 34 Open-loop system, 141 Overflow flag, 48 Overhead, 149

Page fault, 28 Parallel data transfer, 224, 272-286 Parity error, 14 Partial address decoding, 201-204 Physical address, 261 Physical memory, 28 Pointer, 152 Polling, 143 Power-on reset circuitry, 309-310 Privilege states, 90-94 Privileged instructions, 91-93 Processor status, 171-172 Programmable logic, 321-323 Programming examples, ADDBCD, 130 AMINUSB, 130 BADINST, 151 BCDDIV, 134 BCDMUL1, 131 BCDMUL2, 131

Programming examples, continued BINCNT, 231 BLOCKMOVE, 81 CHARGE, 300 CHARIN, 272 CHKSTRING, 122 CIN, 235 **CLEAR**, 241 COUT. 236 DISPAT. 81 DIV0. 151 DMAMOVE, 257 EPOWER, 137 FACTOR, 128 FACTORIAL, 135 FINDAVE, 80 FINDBYTE, 121 GETKEY, 284 **INIT. 143 INQUEUE**, 158 INSERT, 154 KEYBUFF, 118 LEVEL2, 109 LOADES, 264 LOADVEC, 264 MAKEBIN, 138 MANAGE, 162 MAXVAL, 121 MULTIPLY, 128 NEWFLOOR, 145 OUTQUEUE, 158 PACKBCD, 119 POP, 156 **POWER**, 135 PRAISE, 81 PUSH, 156 **RAMP**, 280 READKB, 284 **RECOGNIZE**, 123 ROOT, 136 SCROLL, 241 SDEV, 299 SEARCH, 81 SEND, 144 SERVO, 147

Programming examples, continued SORT, 124 SQRWAVE, 280 SUBWAVE, 126 TENTOX, 164 TIMER, 151 TIMERINT, 285 TOASCII, 139 TOBIN, 148 TOTAL, 35, 126 TRIANGLE, 280 TSLICE, 160 UPTO9999, 139 Pseudo code, 35

Queue, 156

Random-access memory (RAM), 4 Read-only memory (ROM), 4 Relocatable code, 36


Serial data transfer, 232, 265–272 Software model of the 68000, 20–21 Source file, 34–35 Specification, 114 Stack, 155–156 Status register, 20, 91–92 Structured programming, 114 Synchronous data transfer, 172–173 System bus, 2


UART, 232

Virtual memory, 27-28

Watchdog monitor, 7, 313

Zero flag, 48









.







