16/32-BIT MICROPROCESSORS 68000/68010/68020 Software, Hardware, and Design

Applications

WUNNAVA V. SUBBARAO

COMPUTER SCIENCE COMPUTER SCIENCE COMPUTER SCIENCE COMPU



COMPUTER SCIENCE COMPUTER SCIENCE COMPUTER SCIENCE COMPU



+10·1.

16/32 - Bit Microprocessors 68000/68010/68020 Software, Hordware, and Dedan Application

Souware, martiner, and in ogn application

Software, Hardware, and Design Applications



Software, Hardware, and Design Applications

Software, Hardware, and Design Applications

WUNNAVA V. SUBBARAO Florida International University

and any set of the set of the contrast fraktion of the set of the

remaining to and upon our of hormory

All rights area of the period and any far represented in the area and a the second second and a second second and a second second and a second second

Macrosoft Sumation Conversion

and internet a section of a solid or a

Merrill, an imprint of Macmillan Publishing Company New York Collier Macmillan Canada, Inc.

Collier Macmillan Canada, Inc

Maxwell Macmillan International Publishing Group New York Oxford Singapore Sydney

Software, Hardware, and Design Applications

© Copyright 1991 by Macmillan Publishing Company. Merrill is an imprint of Macmillan Publishing Company.

Printed in the Republic of Singapore

All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher.

Distribution rights in this edition are controlled exclusively by Maxwell Macmillan Publishing Singapore Pte. Ltd. and restricted to selected countries. This book may be sold only in the country to which it has been sold or consigned by Maxwell Macmillan Publishing Singapore Pte. Ltd. Re-export to any other country is unauthorized and a violation of the rights of the copyright proprietor.

Macmillan Publishing Company 866 Third Avenue, New York, New York 10022

Collier Macmillan Canada, Inc.

Library of Congress Catalog Card Number: 90-60538

ISBN 0-675-21119-0 (Hardcover Edition) ISBN 0-02-946331-9 (International Edition)

IE Printing: 1 2 3 4 5 Year: 1 2 3 4 5

ISBN 0-02-946337-8

Maamillan Publishing Company Mas York Colley Macmillan Canada, Inc.

Toronto

Maxwell Meamillan International Put

To the respectful memory of my professors

Dr. Earnest Anderson, Ph.D., P.E., North Dakota State University, Fargo, and

Dr. S. Jnanananda, Ph.D., D.Sc., Andhra University, Waltair, Andhra Pradesh, India, for their perseverance, compassion, and interest in my education,

and

To the Department of Electrical and Computer Engineering, Florida International University, Miami, for providing me with an outstanding professional atmosphere in which I could venture and complete this project

ibe 16-bit virgent property dentity part even 🐲 -----

To the respectful manners of an accurate to the base of an arrest of the provided in the second of t

To the Department of Envertues the avail to bottondate applessment abasigned in Galler service. Manual for providing the avail to bottondate applessment abasigned in Galler I could resture and complete this property

ST. 1 5 " 100

PREFACE

In recent years, the single most important development in the field of digital electronics has been the microprocessor. Thanks to VLSI (very-large-scale integration), it has grown from the simple 4-bit processing element of a quarter-century ago to the complex 32/64-bit processing unit of the present time.

The Intel and Motorola corporations have been leaders in the development of microprocessors and associated electronic circuits. Currently, the two frontrunning families of microprocessors are the Intel 8086/186/286/386 family and the Motorola 68000/10/20/30 family. The Intel processors are very popular in such personal computers as the IBM PC and compatibles. The Motorola processors are equally popular in such personal computers as Apple's Macintosh, Commodore's Amiga, and Atari's ST. Most industrial controllers and systems, such as image-processing systems, robotic systems, and communication systems, are based on the Motorola 68000 family.

This book focuses on the Motorola family of microprocessors. It is written as a college-level text for electrical engineering and technology students, computer engineering and technology students, and computer science students. It can also serve as a self-teaching text for practicing engineering and technical personnel.

The book examines general software and hardware concepts of microprocessors, as well as microprocessor-based system design and implementation schemes, with specific reference to the 68000 family of processors. Descriptions of the software and hardware are sufficiently detailed to enable the reader to make use of the concepts in practical applications. Most of the software and hardware discussions are based on actual working models.

The 68000 family consists of the 16-bit 68000 processor, the 8-bit 68008 processor, the 16-bit virtual memory 68010 processor, the enhanced virtual memory 68012

processor, the 32-bit cache memory 68020 processor, and the 32-bit enhanced cache memory 68030 processor. All of the later versions are based on the original 68000. Coverage of the text includes the architecture, software, hardware, and application details of the 68000 processor, with concepts extended to the other family members. Assembly programming techniques, parallel and serial I/O (input/output) interface techniques and associated applications, interrupt and DMA (direct memory access) applications, and system implementation schemes have been given particular emphasis.

Chapter 1 presents the basic concepts of the 68000 family of microprocessors and introduces the architecture of the 68000. The special features of the 68000 family are also described. In **Chapter 2** the memory organization schemes, data structures, and addressing modes associated with the 68000 are covered, along with the instruction format and structure typical of the 68000 family. The instruction set of the 68000 is presented in **Chapter 3**, with particular emphasis on the general flow of the instruction structure, the instruction timing, and the instruction groups.

Chapter 4 deals with software and programming techniques and applications of the 68000 processor. Assembly programming methods and special software features such as macros are examined in detail. The important aspect of exception processing is covered in **Chapter 5**. In this chapter, exception processing resulting from interrupts and error conditions is described.

Chapter 6 deals with the hardware structure of the 68000 processor and the interfacing techniques with the memory and I/O. Important hardware concepts, such as address decoding, read and write bus cycle timing, and the VME and VERSA busing schemes, are introduced. This provides a foundation for the discussion on the parallel I/O interface to the 68000 and associated applications in **Chapter 7**. Important parallel interface devices, such as the 6821 PIA and 68230 PI/T, are introduced in this chapter. Data entry and display applications and position control using stepper motors are presented, along with hardware and software details. This leads to a description of the serial I/O interface to the 68000 and associated applications in **Chapter 8**. Industry standard serial interface devices, such as the 6850 ACIA and 68901 MFP, are introduced. RS-232 serial data communication and coded data transmission applications are presented, including hardware and software details.

Chapter 9 deals with the most important aspects of the interrupts and the DMA (direct memory access) schemes associated with the 68000. Such practical applications as the daisy chain of interrupts, interrupt-driven gain controllers, and interrupt-driven data-acquisition systems with A/D and D/A are presented, again with hardware and software details. General concepts of the DMA are presented through a practical application using DMA-based high-speed data transfers.

Chapter 10 introduces the 68010 virtual memory processor. The general concepts of virtual memory, virtual machines, and the operating system are discussed in detail. The additional resources of the 68010 and 68012 processors are also covered, along with memory-access fault correction schemes using virtual memory concepts.

In chapter 11 the 32-bit 68020 and 68030 cache memory processors are introduced. The concepts of cache memory organization are discussed. Additional resources of the 68020 and 68030 processors and related performance improvements are presented. An objective comparison between the 68000 and the 68020/30 is also included to provide insight into the applications of these very powerful processors.

Finally, the book includes four appendices: Appendix A on number systems, Appendix B on the 68000 instruction set and condition uses, Appendix C on analog and digital converter devices for interfacing, and Appendix D on instruction timing for the 68000/10 processors.

The material is designed to be used in a two-semester course. For engineering and technical students, Chapters 1, 2, 3, 4, 5, and 6 can be covered in the first semester. In the second semester, Chapters 7, 8, 9, 10, and 11 can be covered. For computer science and software-oriented students, Chapters 1, 2, 3, 4, 5, and 10 can be covered in one semester. If instructors choose to introduce hardware before dealing with exceptions, they can switch the order of presentation of Chapters 5 and 6.

Each chapter is organized into four or five main sections, each dealing with an important topic. In most cases, each section has at least one example problem. The endof-chapter problems are especially designed to supplement the material covered in the book. Most of these problems have been classroom tested. A comprehensive glossary is included at the end of the book.

The book is an outgrowth of several courses on microprocessors and digital systems taught by the author at Florida International University to engineering, technology, and computer science students. The author's association with the Motorola Corporation as a consulting professor, teaching their industrial seminars on the 68000 family of processors and applications, also significantly contributed to the book's development.

Nothing replaces a hands-on learning experience. Therefore, readers are encouraged to apply the software and hardware concepts introduced in this book to practical problems using the microcomputer system of their choice.

Acknowledgments

Many people assisted me in the preparation of this book. Students in the Electrical Engineering and Computer Science departments at Florida International University were extremely helpful. In particular, I would like to thank Jorge Salinger, Laura Ruiz, Mauracio Salinas, Fernando Gonzalez, and Mike Urucinitz of the Electrical Engineering Department for their work in conducting hardware and software experiments to support the discussions in this book.

Motorola Corporation has been very generous in donating 68000- and 68020based systems to the university. This allowed for the concepts presented in the text to be tested on real systems. Special thanks to Ben Ledonne and Fritz Wilson of the university support service at the Motorola Corporation in Phoenix for their support and encouragement.

I would like to acknowledge the encouragement and guidance offered by our chairperson, James Story, and the professional courtesy extended to me by our dean. Gordon Hopkins, and associate dean, Manuel Cereijo, during the preparation of the book. Many thanks also to Lie Lonie Boney and Lordis Barough for their assistance in preparing the materials for presentation. I am especially grateful to my wife, Sunanda.

and to my children, Madhavi and Manoj, for their immense patience and understanding during the course of the project.

Perhaps no words can express my gratitude to my teachers. They have given me a path objective, a career, and, above all, knowledge and self-esteem. Professor Earnest Anderson and Professor Edwin Anderson of North Dakota State University in Fargo and Professor D.L. Sastry, the late Professor S. Jnanananda, and Professor D.S. Sastry of Andhra University in Waltair and Masulipatam in India have been instrumental in shaping my present academic career. I remain ever grateful to them. I would also like to thank the reviewers of this edition for their important ideas and suggestions: Antony Alumkal, Austin Community College; Mike Bachelder, South Dakota School of Mines and Technology; Gary Boyington, Chemeketa Community College; George Frueh, Lincoln Technical Institute; Frank Gergelyi, Metropolitan Technical Institute; Jerry Noe, Tri Cities State Technical School; and John Skroder, Texas A&M University.

CONTENTS

INTRODUCTION

CHADTED 1

The	68000 Family of Microprocessors and Architecture	
1.0	INTRODUCTION 2	
1.1	The 68000 FAMILY OF MICROPROCESSORS 2	
	The 68000 Microprocessor 2	
	The 68008 Microprocessor 2	
	The 68010 Microprocessor 3	
	The 68012 Microprocessor 3	
	The 68020 Microprocessor 4	
	The 68030 Microprocessor 4	
	The 68881 Coprocessor 4	
1.2	TYPICAL MICROCOMPUTER CONFIGURATION	
	OF THE 68000 FAMILY 5	
	General Interface Scheme 5	
	Typical 68000-Based Systems 6	
12	CENERAL ARCHITECTURE OF THE 68000 MICROPROCESSOR	7
1.5	Dete Begisters D0-D7 (Dn) 7	
	Data Registers $DO-DT$ (DR)	
	Address Registers A7 (LISP) and A7' (SSP) 8	
	Stack Pointers A7 (USF) and A7 (USF)	
	Program Counter (PC) 9	
	Status Register (SR) and Flag Structure	
	Other Resources 12	
	Supervisor and User Modes of Operation 45	

xi

xix

1

1.4	OTHER FEATURES OF THE 68000 FAMILY OF PROCESSORS 15 Prefetch Queue 15 The Instruction Pipeline 15	
1.5	SUMMARY15PROBLEMS16ENDNOTES18	
CH/ The Stru	APTER 2 68000 Memory Organization Schemes, Data Ictures, and Addressing Modes	
2.0 2.1	INTRODUCTION2020MEMORY ORGANIZATION SCHEMES AND DATA STRUCTURES20Memory Organization and Selection Schemes20Data Structures and Representation21Stack and Queue Organization and Structure for the 6800024	
2.2	INSTRUCTION FORMAT AND STRUCTURE26Instruction Format27Instruction Structure7	
2.3	REGISTER DIRECT AND REGISTER INDIRECTADDRESSING MODES28Register Direct Addressing Modes30Register Indirect Addressing Modes30	
2.4	IMMEDIATE, QUICK, ABSOLUTE, RELATIVE, AND IMPLICIT ADDRESSING MODES 34Immediate Addressing Mode (Imm) 35Quick Addressing Mode (Q) 35Absolute Short and Long Addressing Modes (Abs.W, Abs.L) 36PC Relative with Displacement Addressing Mode d(PC) 37PC Relative with Index and Displacement Addressing Mode d(PC,Rn) 37Implicit Addressing Mode 38	
2.5	SUMMARY39PROBLEMS41ENDNOTES43	
CHAPTER 3 The 68000 Instruction Set and Programming Considerations		
3.0 3.1	INTRODUCTION45THE GENERAL INSTRUCTION SET45Interpretation of the Instructions45The Instruction Groups50	
3.2	DATA MOVEMENT AND ARITHMETIC INSTRUCTION GROUPS52Data Movement Instructions52Binary Integer Arithmetic Instructions55BCD (Binary Coded Decimal) Instructions62	

19

44

3.3	LOGICAL AND BIT-MANIPULATION INSTRUCTION GROUPS64Logic, Shift, and Rotate Instructions65Bit-Manipulation Instructions70		
3.4	PROGRAM AND SYSTEM CONTROL INSTRUCTION GROUPS73Program Control Instructions73System Control Instructions76		
3.5	INSTRUCTION TIMING CONSIDERATIONS78Read/Write Timing78Instruction Timing Computation78		
3.6	SUMMARY81PROBLEMS82ENDNOTES86		
CHA 6800 Prog	APTER 4 00 Software Considerations and Assembly gramming Applications		
4.0 4.1	INTRODUCTION88ASSEMBLY LANGUAGE SOFTWARE AND PROGRAMMING TECHNIQUES88Assembler, Cross Assembler, Linker, and Loader Utilities88Writing Assembly Programs and Software Development90		
4.2	Programming and Software Engineering Considerations96DATA MOVEMENT, DATA-COMPARISON SOFTWARE, AND APPLICATIONS96Block Transfer Applications and Software Considerations96Data-Sequencing Applications and Software Considerations99		
4.3	DATA PROCESSING APPLICATIONS AND SOFTWARE CONSIDERATIONS 101Multiprecision Addition and Subtraction Operations 102Multiplication and Division Operations 104		
4.4	SPECIAL INSTRUCTION GROUPS AND APPLICATIONS108Multiple-Decision Instructions108Address, Stack, and Multiple-Movement Instructions110		
4.5 4.6	MACROS IN SOFTWARE DEVELOPMENT115SUMMARY117PROBLEMS118ENDNOTES120		
CHA 6800	PTER 5 00 Exception Processing Considerations		

- **5.0** INTRODUCTION 122
- 5.1 GENERAL CONCEPTS OF EXCEPTION PROCESSING122The Exception Vector Table and Exception Vectors122

87

. 121

	Reset Exception Processing123General Scheme of Exception Processing125	
5.2	INTERRUPT EXCEPTIONS AND APPLICATIONS 128 Interrupt Mask Levels 128 Autovector and User Vector Methods 129	
5.3	TRAP EXCEPTION PROCESSING AND APPLICATIONS132Using System Resources in the Supervisor Mode via Traps133Trap Software Routines and Applications133	
5.4	ERROR-RELATED EXCEPTIONS135Illegal Instruction, Unimplemented Instruction, and Privilege-Violation Conditions136Uninitialized and Spurious Interrupt Exceptions137Zero-divide, CHK, and Trace Exception Conditions137Address and Bus Error Conditions138Double Bus Fault Condition142	
5.5	SUMMARY142PROBLEMS143ENDNOTES147	
CH/ 680	APTER 6 100 Hardware Considerations and Design Applications 1	48
6.0 6.1	INTRODUCTION14868000 HARDWARE SIGNALS AND FUNCTIONS149Address, Data, and Asynchronous Buses for the 68000150Function Code Outputs151Other Buses and Signals152	
6.2	MEMORY AND I/O INTERFACE SCHEMES 156	
	Memory-Device Types and Memory Concepts156Address Decoding, Strobing, and Memory Selection157Read and Write Timing Considerations157Timing Considerations of Asynchronous Inputs160	
6.3	Memory-Device Types and Memory Concepts156Address Decoding, Strobing, and Memory Selection157Read and Write Timing Considerations157Timing Considerations of Asynchronous Inputs160MEMORY AND I/O SYSTEM DESIGN CONSIDERATIONS162The Memory Subsystem Design162Signal Buffering Considerations164	
6.3 6.4	Memory-Device Types and Memory Concepts156Address Decoding, Strobing, and Memory Selection157Read and Write Timing Considerations157Timing Considerations of Asynchronous Inputs160MEMORY AND I/O SYSTEM DESIGN CONSIDERATIONS162The Memory Subsystem Design162Signal Buffering Considerations164CONTROL INTERFACE SCHEMES166Reset and Halt Interface166Timing Signals Associated with the 68000168Bus Error Considerations169	

6.6	SUMMARY176PROBLEMS176ENDNOTES179			
CH/ The	APTER 7 68000 Parallel Interface and Applications	180		
7.0 7.1	INTRODUCTION180SYNCHRONOUS PARALLEL INTERFACE WITH THE 680001816821 PIA (Peripheral Interface Adapter) Architecture1816821 PIA Synchronous Interface with the 68000182I/O Interface and Design Applications183			
7.2	THE 68230 PARALLEL INTERFACE AND TIMER (PI/T) 187 Registers and I/O Ports 187 Interfacing the 68230 PI/T 189			
7.3	DATA ENTRY AND DISPLAY SYSTEMS192The Keyboard and Hex Display Interface192System Hardware and Software Considerations192Other Forms of Keyboard and Interface Schemes197			
7.4	ELECTROMECHANICAL APPLICATIONS198Rotational and Linear Stepper Motors199Stepper-Motor Interface Considerations199Position Control Systems203			
7.5	SUMMARY204PROBLEMS205ENDNOTES208			
CH. The	APTER 8 e 68000 Serial Interface and Applications	209		
8.0 8.1 8.2	INTRODUCTION209SERIAL DATA COMMUNICATION CONCEPTS2106850 ACIA GENERAL ARCHITECTURE212Registers and I/O Ports212Modes of Operation and Status Conditions of the ACIA213			
8.3	THE 6850 ACIA INTERFACE WITH THE 68000AND APPLICATIONS21668000/6850 Interface Considerations216RS-232 Interface Application218			
8.4	68901 MFP (MULTIFUNCTION PERIPHERAL) GENERAL ARCHITECTURE 220Internal Architecture of the MFP 221 Register Structure and Modes of Operation 221			

8.568901 MFP INTERFACE WITH THE 68000 AND APPLICATIONS22768000/68901 and I/O Interface Considerations227Coded Data Communication System228

8.6	SUMMARY	232
	PROBLEMS	232
	ENDNOTES	234

CHAPTER 9

The 68000 Interrupt and DMA Intertace and Applications

9.0	INTRODUCTION 236
9.1	INTERRUPT INTERFACE CONSIDERATIONS 238
	Autovectored and User-Vectored Interrupt Logic 238
	Interrupt Controllers 239
	Interrupt Expansion and the Daisy-Chain Mechanism 240
9.2	INTERRUPT-DRIVEN SYSTEM APPLICATIONS 242
	Interrupt-Driven Gain Controller 242
	Dynamic Random Access Memory (DRAM) Interface 247
9.3	THE INTERRUPT-DRIVEN DATA-ACQUISITION SYSTEM AND APPLICATIONS 253
	The A/D and D/A Interface 253
	A Typical Data-Acquisition System 258
9.4	DIRECT MEMORY ACCESS (DMA) CONSIDERATIONS 260
	The 68440 and 68450 DMA Controllers 263
	Modes of Operation of the DMA Controllers 263
9.5	THE DMA INTERFACE AND APPLICATIONS 266
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	DMA Sequence of Operations 267
	DMA Channel Initialization 269
	DMA Software Considerations 270
9.6	SUMMARY 272
	PROBLEMS 274
	ENDNOTES 276
CHA	PTER 10
680.	10 and 68012 Architecture, Organization, and Applications
10.0	INTRODUCTION 278
10.1	VIRTUAL MEMORY AND VIRTUAL MACHINE CONCEPTS 279
	Virtual Memory Schemes 279
	Virtual Machine Schemes 279
10.2	ARCHITECTURE OF THE 68010 AND 68012 MICROPROCESSORS 28
	Additional Register and Busing Resources 284
	Additional Instructions and Modified Instructions 286

236

278

4

10.3	MEMORY FAULT CORRECTION SCHEMES290The instruction Restart Method290The Instruction Continuation Method290The 68010/68012 Memory Fault Correction Methods291
10.4	BUS ERROR EXCEPTION PROCESSING ASSOCIATED
	Modified Bus Error (BERR) Exception Processing 293 Correction of Memory-Related Faults Using Virtual Memory Schemes 297
10.5	SUMMARY301PROBLEMS302ENDNOTES305
CHA 6802	APTER 11 Organization, and Applications 306 20 and 68030 Architecture, Organization, and Applications 306
11.0 11.1	INTRODUCTION306GENERAL ARCHITECTURE OF THE 68020307Additional Resources and Modified Resources of the 68020307Address, Data, and Control Buses309Data Formats, Memory, and I/O Interface Schemes310
11.2	ADDITIONAL ADDRESSING MODES AND INSTRUCTIONS FOR THE 68020 313 Memory Indirection Addressing Modes and Scaling 313 Bit-Field Type of Instructions 314 Packed and Unpacked BCD Instructions 316 Other Instructions and Enhancements 320
11.3	CACHE MEMORY CONCEPTS AND ORGANIZATION32068020 Cache Memory Organization and Operation320Cache Control and Cache Address Registers322
	GENERAL ARCHITECTURE OF THE 68030324Instruction and Data Cache Memory Organization324Additional Software Resources of the 68030 Processor326Additional Hardware Resources of the 68030 Processor327
11.5	FUNCTIONAL IMPROVEMENTS OF THE 68020AND 68030 PROCESSORS331Memory Indirect Addressing Capability33132-Bit Extended Instructions331Cache Memory and the Concept of Tag Field331The 68020 and 68030 Additional Signal Groups332Software Considerations for the 68020 and 68030 Processors332
11.6	SUMMARY334PROBLEMS335ENDNOTES338

XVIII Contents

APPENDIX A: Number Systems: Binary and BCD Operations	339
APPENDIX B: 68000/10/12 Instruction Set and Condition Codes	343
APPENDIX C: Analog and Digital Converter Devices for Interface	401
APPENDIX D: Instruction Timing for the 68000/10 Processors	421
GLOSSARY	431
INDEX	441

INTRODUCTION

The Microprocessor Evolution

It is no exaggeration to say that the microprocessor device has revolutionized digital electronics and the computer field. Most of the currently available digital, computer, and electronic systems use some form of microprocessor. With processing capability exceeding several million instructions per second (MIPS), the microprocessor is continuously finding new applications.

The earliest form of the microprocessor was a 4-bit device (4004). It was basically used as a 4-bit ALU (arithmetic logic unit) almost a quarter-century ago. The real microprocessor era started in the early 1970s, when Intel Corporation introduced the 8080 microprocessor. This was an 8-bit microprocessor, and contained an ALU and bus interface logic on board. It also had several 8-bit registers for storing operands and addresses. Although the unit required several power supplies and a power-sequencing scheme, it found extensive applications. The success of the 8080 microprocessor led other companies to get involved in the development of different forms of microprocessors.

Immediately after launching the 8080 processor, Intel began to improve its design, which resulted in the 8085. The 8085 processor is code compatible with the earlier 8080, but can operate on a single 5-volt power supply. Almost simultaneously, Motorola Corporation introduced the 8-bit 6800 microprocessor with nonmultiplexed data and address buses. The 6800 processor also incorporates the concept of double accumulators and has an index addressing scheme. The 6800 became an instant success. Several peripheral devices to interface with the 8085 and the 6800 processors were introduced into the market by a number of vendors.

During the mid-1970s, Commodore and Rockwell International introduced the 8bit 6502 microprocessor, which also became an instant success. This machine is similar to the 6800 processor, but includes additional addressing capabilities such as memory indirect. The design of the Apple computer was based on the 6502 processor. At about the same time, Zilog Corporation introduced the 8-bit Z80 microprocessor. The Z80 is code compatible with the 8085 processor. It has additional resources with which to store data internally, and it also has the index addressing mode of the 6800 and 6502 processors. The Z80 processor found extensive applications in the 8-bit field, even though it entered the 8-bit market late.

Most of the processors we have mentioned were developed with NMOS technology. However ultralow power requirements dictated a processor using CMOS technology. RCA Corporation introduced the first CMOS 8-bit 1802 microprocessor for lowpower applications. Pacemakers and several other battery-powered devices use the 1802 type of processor. Most 8-bit processors have a 64-kilobyte address range.

Emerging applications soon demanded more processing power than 8-bit processors could provide. Intel corporation was again the leader in introducing the first 16-bit 8086 microprocessor in 1978. The internal architecture of the 8086 supports 16-bit operations. The external address bus can access 1 megabyte of memory, which was considered a great advantage. The 8086 has a 16-bit data bus. The 8088 processor is a scaled-down version of the 8086, with an 8-bit data bus. The IBM PC contributed to the great success of the 8086/88 processors.

To follow the 8086 processor, Motorola Corporation introduced the much more powerful and versatile 68000 microprocessor. It has a 16-bit data bus and an effective 24-bit address bus that can access 16 megabytes. The internal architecture of the 68000 is designed to support 8-bit, 16-bit, and 32-bit operations. There are several 32-bit data registers, each of which can be used as an accumulator. The architecture, linear address range, and versatile data-handling capability of the 68000 suited the needs of industry. Systems such as Apple's Macintosh further contributed to the popularity of the 68000 processor. During the same time frame, Zilog corporation introduced its 16-bit Z8000 processor, which is similar to the 68000 in terms of architecture.

Continuous demand by industry resulted in the development of even more powerful processors, such as the 68020 and 68030 in the 68000 family, and the 80386 in the 8086 family. The present trend of development will continue in the 1990s. In order to obtain more dedicated throughput, RISC (reduced instruction set computer chip) devices are becoming popular. But the demand for general-purpose processors will continue to rise.

Also observed in the microprocessor application market is the popularity of singlechip microcomputers and controllers, such as Intel's 8051 and Motorola's 68HC11. These 8-bit devices are suitable for 8-bit I/O interface applications. Sixteen-bit microcontroller devices are also becoming available.

All of the 8-, 16-, and 32-bit processors we have described are available in various packages using different processing techniques.

Software, Hardware, and Design Applications

No. 19 and S. Constant

and a same with the same withe

as beaution the production decomposition (composition introducing) for production and a contract of the product of the product of the production of a contract of the product of the product

The course of the second secon

WE BU & ALLOTTO ME ALLASSIC TO PRESCRET

CHAPTER

1

The 68000 Family of Microprocessors and Architecture

Objectives

In this chapter we will study:

The 68000 family of microprocessors Microcomputer configuration of the 68000 family Architectural features of the 68000 Supervisor and user modes of operation Special features, such as the queue and pipeline

1.0 INTRODUCTION.

The 68000 microprocessor, introduced by Motorola Corporation in the late 1970s, is one of the most powerful and widely used 16/32-bit processors. It is the first member of the 68000 family of processors—a family that includes the 68008, 68010, 68012, 68020, and 68030 processor devices.

Microcomputer configurations based on these processors are similar. In addition, they all have the same basic architecture as that of the 68000. The architecture consists of internal registers and pointers and arithmetic logic and control units.

The 68000 operates in two distinct modes: the **supervisor mode** and the **user mode**. These two modes of operation maintain a relative separation between the operating system programs and the user programs.¹

All processors obtain data from the memory block, perform the appropriate operations, and store the resulting data back in the memory. Processors in the 68000 family are structured to handle the **byte** (8-bit), **word** (16-bit), and **long-word** (32-bit) data elements.²

An understanding of the architecture, modes of operation, and data-handling schemes is essential to the study of the 68000 microprocessor and associated designs. It will also promote understanding of the other members of the 68000 family.

The material in this chapter will provide the necessary background to understand the software and system features of the 68000 processor. The hardware concepts and designs of the 68000 will be presented in later chapters.

1.1 THE 68000 FAMILY OF MICROPROCESSORS

As mentioned previously, all processors in the 68000 family support byte, word, and long-word operations. We will now briefly introduce the important members of the 68000 family. Figure 1.1 illustrates the genealogy of these processors; they are developed using the VLSI (very-large-scale integration) MOS technology.³

The 68000 Microprocessor

The 68000 is the principal device of the 68000 family of microprocessors. The operating frequency of the 68000L4 is 4 MHz; for the 68000L12, the operating frequency is 12 MHz. Several other frequency versions are also available. The 68000 has a 16-bit data bus and an effective 24-bit address bus that supports 16 megabytes of address range. This microprocessor is normally contained in a 64-pin DIP (dual-in-line package), but it is also available in the 68-pin chip-carrier package.

The 68008 Microprocessor

The 68008 is the reduced-bus version of the 68000 processor. It has an 8-bit data bus and an effective 20-bit address bus that supports 1 megabyte of address range. The 68008 is contained in a 48-pin DIP. It is very cost effective in applications involving the standard 8-bit I/O (input/output) interface.





The 68010 Microprocessor

The 68010 is the virtual memory microprocessor. It has all the resources of the 68000 microprocessor. In addition, it has extended internal resources to support the virtual memory management schemes. **Virtual memory** refers to a memory that is not physically present as a part of the system main memory, but is present as a part of the backup memory. This feature allows for error detection and possible error correction in memory access faults.

The 68010 is pin compatible with the 68000 microprocessor. The 68000 processor can be replaced with the 68010 in a system without any hardware changes. Additional software can then be written to support the virtual memory schemes.

The 68012 Microprocessor

The 68012 is the enhanced virtual memory microprocessor. It is architecturally identical to the 68010. It has an extended address bus that supports 2 gigabytes of address range, as well as additional control lines to support the multiprocessing activity. It is contained in an 84-pin grid-array package.

The 68020 Microprocessor

The 68020 is the cache memory microprocessor. In addition to all the resources of the 68010 microprocessor, it has internal resources to support cache memory operation. **Cache memory** is a fast-access memory that holds prefetched information; thus, it speeds up the system operation. The 68020 is truly a 32-bit microprocessor. It has a 32-bit data bus and a 32-bit address bus that support 4 gigabytes of address range. It also has additional control and interface lines to support the coprocessor interface. It is contained in a 114-pin grid-array package. The 68020 is considered to be one of the best 32-bit microprocessors, and it is one of the most widely used.

The 68030 Microprocessor

The 68030 is the enhanced version of the 68020 microprocessor. In addition to all the resources of the 68020, it has internal data cache memory and a memory management unit. These additional resources effectively enhance the throughput of the 68030 processor as compared to the 68020.⁴

The 68881 Coprocessor

The architecture of the 68881 coprocessor is different from that of other members of the 68000 family. The 68881 is capable of performing floating-point arithmetic operations to 80-bit precision. It can be interfaced to any member of the 68000 family of processors to increase the arithmetic processing power of the system.

The 68008 is the lowest member and the 68030 is the highest member of the 68000 family of processors. The gradation sequence is $68008 \rightarrow 68000 \rightarrow 68010 \rightarrow 68012 \rightarrow 68020 \rightarrow 68030$. These processors are upward code compatible. The software written for a lower level processor will work with a higher level processor. For example, the code written on a 68008-based system will work on a 68000-based system with a similar memory and I/O map. However, the reverse may not be true. Software written for a higher level processor, using the additional resources of that processor, will not work on a lower level processor. For example, the code written on a 68020-based system with not work on a lower level processor. For example, the code written on a 68020-based system, which lacks those resources.⁵

The following example problem will review the concepts we have just discussed with regard to the 68000 family.

Example 1.1 The 68000 family of processors.

The 68008 and the 68000 processors support 32-bit internal operations. Their external data buses are 8 and 16 bits wide. Conceptually compute the relative speed of these two processors while transferring

1. byte-size data from memory into one of the internal registers of the processor;

2. word-size data from memory into one of the internal registers of the processor.

Solution

- 1. Byte (8-bit) transfers: The 68008 has an 8-bit data bus and transfers the byte-size data in one unit of time. The 68000 has a 16-bit data bus, out of which only 8 bits are used for byte transfers. Byte transfers, then, still take one unit of time.
- 2. Word (16-bit) transfers: The 68008 transfers a 16-bit word as two bytes. As such, it takes two units of time. By contrast, the 68000 transfers the complete word in one unit of time. Thus, for word transfers, the 68000 processor is twice as fast as the 68008 processor.

The memory and I/O (input/output) interface schemes are similar throughout the 68000 family of processors. This results in a well-structured microcomputer configuration, which we will now introduce.

1.2 TYPICAL MICROCOMPUTER CONFIGURATION OF THE 68000 FAMILY

Figure 1.2 illustrates the microcomputer configuration typical of the 68000 family. These microprocessors are of the **memory-mapped I/O** type, in which the microprocessor communicates with an I/O device as if it were one of the memory locations. However, there are some special instructions in the 68000 family to efficiently deal with I/O data.

General Interface Scheme

Each member of the family has appropriate control and interface buses to support the synchronous and the asynchronous devices and systems, as shown in Figure 1.2. A **bus** is a group of signal lines. In the **synchronous** type of interface, data transfers take place upon certain clocking or timing events. The peripheral devices belonging to such earlier 8-bit processors as the 8085, 6800, and Z80 operate in this manner. In the **asynchronous** type of interface, data transfers take place via **handshaking**. In this protocol, the responding device provides an acknowledgment signal to the processor during data transfers. Most of the peripherals belonging to the 68000 family and the static memory follow this protocol.⁶

There are also special interfaces. The **interrupt mechanism** is the traditional means by which to gain the attention of the processor by a slow I/O device. The **DMA** (direct memory access) is the traditional means by which to effect high-speed data transfers between the memory and I/O without the intervention of the microprocessor. Each member of the 68000 family supports both of these features explicitly. The system control interface consists of the reset, halt, and bus error detection functions. The other interfaces of the processor consist of the clock distribution network, system power distribution network, and the address decoding network. Details of all these functions will be discussed in later chapters.



MC68000—BASIC SYSTEM DIAGRAM

FIGURE 1.2 Typical microcomputer configuration of the 68000 family of microprocessors. (Courtesy of Motorola, Inc.)

Typical 68000-Based Systems

The Macintosh from Apple Computers, Inc., the Amiga from Commodore, Inc., the ST from Atari, and the 9716 from Hewlett-Packard are some of the most popular microcomputer systems based on the 68000 microprocessor. The MEX68KECB microcomputer module from Motorola is an excellent 68000-based educational computer for learning the software and hardware features of the 68000 microprocessor and associated system designs.

An existing microcomputer system with a lower level processor can be upgraded to a higher performance processor with appropriate modifications. This is feasible because of the upward code compatibility.

The following example problem will review our discussion of the 68000-based system configuration.

Example 1.2 68000-based systems.

The 68000-based microcomputer is used in a control-system application. The processor is required to interface with the 8-bit I/O peripherals belonging to the earlier 6800 and Z80 type of processors. These devices respond to appropriate clocking events.

- 1. What is the preferred type of interface in the 68000? Why?
- 2. Suppose the 68000 system needs to be upgraded to the 68010. What additional hardware and software resources are required to accomplish this task?

Solution

- 1. Interfacing the 6800 and Z80 peripherals: Synchronous interface is preferred, since these devices are of the synchronous type.
- 2. Upgrading to the 68010: No additional hardware is required. However, to make full use of the capabilities of the 68010, memory management units may be added.

Existing software will function on the upgraded system. However, to make full use of the capabilities of the 68010, virtual memory software should be utilized.

The processing activity of a microprocessor depends on its architecture and how its internal resources are organized. The 68000 processor is rich in internal resources and has a 32-bit internal register architecture. We will now introduce these important concepts.

1.3 GENERAL ARCHITECTURE OF THE 68000 MICROPROCESSOR

The architecture of the 68000 microprocessor serves as the prototype on which all the other processors in the family are based. Figure 1.3 illustrates this internal architecture. It includes the following features:

eight 32-bit data registers, D0-D7	(Dn)
seven 32-bit address registers, A0-A6	(An)
two 32-bit stack pointers:	
user stack pointer, A7	(USP)
supervisory stack pointer, A7'	(SSP)
one 32-bit program counter	(PC)
one 16-bit status register	(SR)

In addition, the 68000 contains a 32-bit arithmetic logic unit (ALU), an instruction decoding unit, a control unit, a bus interface unit, and an execution unit. For the sake of simplicity, these resources are not indicated in the figure. For the 32-bit registers and the data structures, the byte corresponds to the lower 8 bits, the word corresponds to the lower 16 bits, and the long word corresponds to all of the 32 bits. We will now provide a functional description of the basic features.

Data Registers D0-D7 (Dn)

These eight data registers are for general-purpose data storage and processing. They handle bytes (8 bits), words (16 bits), and long words (32 bits) of data. Each of these registers can function as an accumulator. An **accumulator** is a special register that provides data operands to the ALU and stores the result from the ALU. In addition, any of



FIGURE 1.3 The internal architecture of the 68000. (Courtesy of Motorola, Inc.)

the data registers can be used for **memory indexing**, a process in which a number in the data register is added to the base address to obtain the effective address of the data operand. Operations on the data register operands affect the flag bits in the status register.

Address Registers A0-A6 (An)

These seven address registers function as address **pointers.** They store and operate on word- and long-word address operands. By means of these address operands, memory can be accessed. The address registers also can be used for general-purpose storage of operands of word and long-word size, as well as for memory indexing. The address registers do not support the byte operands. Operations on the address register operands will not affect the flag bits in the status register (except in compare-type operations).

Stack Pointers A7 (USP) and A7' (SSP)

As previously mentioned, the 68000 microprocessor operates in two distinct modes called the user mode and the supervisor mode. The former deals with user programs; the latter, with system-level programs. In order to maintain a distinction between these modes, the 68000 has two 32-bit stack pointers: the user stack pointer (USP or A7)

and the supervisor stack pointer (SSP or A7'). The 68000 can operate in only one of the modes at any given time. Either the USP or the SSP controls the system stack, depending on the mode of operation. The stack pointers can be initialized to locate the stack anywhere within the available memory space of 16 megabytes for the 68000 microprocessor. They should be initialized at the even word boundaries.

Program Counter (PC)

This 32-bit register keeps track of program space and sequentially obtains the instructions and associated operands from program space. **Program space** is that section of memory containing the program code.

Only the lower 24 bits of the program counter are brought out as the effective address bus for the 68000. This provides an address range of 16 megabytes ($2^{24} = 16$ megabytes) or 8 megawords (1 word = 2 bytes). The PC operates on an even word boundary. It advances to the next sequential program location after fetching the current instruction.⁷

Status Register (SR) and Flag Structure

Decision making in the 68000 is dependent upon the flag bits. These flag bits are contained in the status register. Figure 1.4 illustrates the details of the 16-bit status register. It is divided into two bytes—a lower byte, called the **user byte** or the **condition code register (CCR)**, and an upper byte, called the **system byte**.

User Byte This byte contains the following five flag bits:

C (Carry flag):	Set to 1 for arithmetic or logical overflow.
V (Overflow flag):	Set to 1 for overflow in twos-complement operations.
Z (Zero flag):	Set to 1 if the result of the previous operation is zero.
N (Negative flag):	Set to 1 if the most significant bit (MSB) of the operand is 1 (signifying a negative number).
X (Extend flag):	Similar to the carry flag, but not affected in the data movement operations.

When these flags are not set to the 1 condition, they remain in the 0 or reset condition. Certain instructions may not affect these flags. The details of these variations will be discussed when the instruction set is considered in the next chapter.

System Byte This is the upper byte of the status register containing the following status information relating to the supervisor mode of operation:⁸

I2, I1, and I0 (Interrupt mask bits):	Set to the required interrupt mask level.	
	Interrupts above this level are recognized.	
	Can specify up to eight levels.	



UNUSED BITS ARE ZERO

FIGURE 1.4 The 16-bit status or flag register for the 68000. (Courtesy of Motorola, Inc.)

S (Supervisor bit):	S = 0 (system in user mode).
	S = 1 (system in supervisor mode).
T (Trace bit):	T = 0 (system in run mode).
	T = 1 (system in trace mode).

The trace condition is set and used for software debugging. The system level operation is guided by the condition of the system byte. We will learn more about this byte in subsequent sections of this chapter.

It is convenient to refer to numbers in the **hex format**, especially when dealing with data and address operands. In the hex format, the decimal numbers 0-9 are represented similarly. The decimal numbers 10, 11, 12, 13, 14, and 15 are represented by the alphabetical symbols A, B, C, D, E, and F. In this book the \$ sign is used to represent the hex digits. Each hex digit takes four bits; for example, \$F corresponds to decimal 15 and binary 1 1 1 1. The arithmetic operations in the hex format are performed to the base 16. Appendix A provides information about the hex and other number systems.⁹

The following example problem will review our discussion of the architecture of the 68000 processor.
Example 1.3 Architecture and flags of the 68000.

The initial values of the registers D0, D1, A0, A1, USP, SSP, and the SR are as shown (in the hex format).

 $D0 = \$ \ 0 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \qquad D1 = \$ \ A \ A \ B \ B \ C \ C \ D \ D$ $A0 = \$ \ 0 \ 0 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \qquad A1 = \$ \ 0 \ 0 \ 0 \ A \ 5 \ C \ 0 \ 7$ $SR = \qquad \$ \ 0 \ 4 \ 0 \ 0$

- 1. The word operand from D0 is added to the corresponding word operand from D1, with the result in D1 (ADD.W D0,D1 instruction). Show the contents of D0, D1, and SR after the addition. Take into account that the ADD instruction affects the flags.
- 2. The long words in A0 and A1 are added to each other, with the result in A0 (ADDA.L A1,A0 instruction). Show the contents of A0, A1, and SR after the addition. Use the same initial values.

Solution

1. Addition of the word operands in D0 and D1: The word operands consist of the lower four hex digits of the register contents. The hex addition is as follows:

Hex word in D0 = 3456Hex word in D1 = CCDDHex addition = 10133

There is an overflow from the fourth hex digit, which will set the carry flag and the extend flag. The word result \$ 0 1 3 3 will be transferred to the lower word position of the D1 register. The upper word of D1 and the register D0 are not affected.

Expanding the result:

	b15			b0
\$ 0 1 3 3 =	0000	0001	0011	0011
M	ISB			LSB

it can be seen that

the MSB = $0;$	as such,	the	N	flag	=	0
the result is nonzero;	as such,	the	Ζ	flag	=	0
no twos-complement						
overflow;	as such,	the	V	flag	-	0
arithmetic overflow;	as such,	the	C	flag	=	1
		the	Х	flag	=	1

Thus, the user byte of the SR contains

- - - X N Z V C0 0 0 1 0 0 0 1 = \$11

and the system byte is not affected:

T - S - - I2 I1 I00 0 0 0 0 1 0 0 = \$04

The final results are

D0 = \$ 0 0 1 2 3 4 5 6 D1 = \$ A A B B 0 1 3 3 SR = \$ 0 4 1 1

2. Long-word addition of A0 and A1: Following the same hex addition principles,

The long-word operand in A0 = 000654321The long-word operand in A1 = 000A5C07The long-word result = 0006F9F28

This long-word result gets transferred to register A0. Register A1 is not affected. The SR also is not affected, since the operation is on the address registers, and operations on address registers do not affect flag bits.

The final results are

A0 = \$006F9F28 A1 = \$000A5C07 SR = \$0400

The processor examines the flag bits in the status register and controls the program flow accordingly. We will study more about this program flow in later chapters on software.

Other Resources

Other resources, such as the ALU, the instruction decoder, the execution unit, the bus interface unit, and the control unit are also important. The 68000 uses these resources very efficiently. They are internal to the processor and cannot be externally accessed. Their functions are as follows:

The ALU This arithmetic logic unit performs the arithmetic and logical operations on data operands. The size of these operands may be byte, word, or long word. The flag bits in the user byte of the status register are affected as a result of ALU operations.

Instruction Decoder This unit decodes instructions and sets up internal conditions for the execution unit.

Execution Unit This unit performs actual operations within the processor, such as data movement.

Bus Interface Unit This unit drives the address bus with appropriate effective address and handles data transfers on the data bus. It also generates and monitors the bus control signals necessary for the successful data transfers.

Control Unit This unit generates appropriate control and timing signals within the processor and coordinates all processor operations.

Supervisor and User Modes of Operation

All of the processor and system resources and all the instructions are available in the supervisor mode, but some cannot be used in the user mode of programming. This condition provides a safety mechanism in that the user cannot inadvertently modify or corrupt the system-level programs and resources. The operating system software is in the supervisor mode. These modes of operation are conceptually shown in Figure 1.5.

Supervisor Mode (S=1) This is the highest level or mode of operation. In this mode, the 68000 processor services system-level tasks, such as reset functions, interrupts, traps, tracing, and error conditions. This type of activity is known as **exception processing.** On the power-up reset condition, the S bit in the system byte of the status register is set to 1 and the 68000 enters the supervisor mode, upon which it executes the **reset routine.** This routine is always a system-initialization program. SSP is the effective stack pointer in the supervisor mode.



At the end of the reset exception routine, the processor may clear the S bit in the system byte to 0. This puts the processor in the user mode.

User Mode (S=0) This is the lower level of operation. It is for this level that users write their normal programs. As we already know, some resources and instructions are not functional in this mode of operation. Any attempt to use these resources in the user mode results in an error condition whereby control is transferred to the supervisor mode. This error condition is known as a **privilege violation**. USP is the effective system stack pointer in the user mode.

Figure 1.5 illustrates the intercommunication between the two modes of operation. Exception conditions, such as reset, interrupts, errors, traps, and trace, will set the S bit in the status register to 1 and move the processor into the supervisor mode. **Traps** are special software instructions that can be used in the user mode in order to move to the supervisor mode.

The processor moves from the supervisor mode into the user mode if the S bit in the system byte is cleared to 0. This is accomplished by executing such software instructions as the RTE (return from exception), MOVE to SR (move data to status register), and others. These instructions are privileged; they can only be used in the supervisor mode.

The following example problem will review our discussion of the supervisor and user modes of operation.

Example 1.4 Supervisor and user modes in the 68000. The initial values of the USP, SSP, and SR are as follows:

> $USP = \$ 0 0 0 0 4 8 0 C \qquad SSP = \$ 0 0 0 0 3 7 A 0$ SR = \$ 2 4 0 0

- 1. Is the processor operating in the user mode or in the supervisor mode? Why?
- 2. Where is the system stack located?

Solution

1. Processor operating mode: The processor is operating in the supervisor mode, since the S bit in the system byte is 1. Expanding the system byte of the SR:

$$24 = 00100100$$

T S I2 I1 I0

it can be seen that the S bit is set to 1.

2. System stack: Because the processor is in the supervisor mode, SSP controls the system stack. As such, the system stack is located at \$ 0 0 0 0 3 7 A 0.

1.4 OTHER FEATURES OF THE 68000 FAMILY OF PROCESSORS

The primary objectives in using the 16/32-bit processor are to obtain more processing power and more speed. In the 68000 family, these objectives are achieved by means of the **prefetch-queue** and the **instruction-pipe** architectures.¹⁰

The Prefetch Queue

When the processor is internally busy with operations on data corresponding to the current instruction, the external data and address buses are relatively free. The bus unit within the microprocessor uses these buses to obtain the next instruction code from memory. This is known as **prefetching.** The internal register bank where this code is stored has memory in the form of FIFO (first in first out) and is known as the **queue.** The prefetch-queue mechanism overlaps processor activity and thus enhances speed. All members of the 68000 family have a two-word prefetch queue.

The Instruction Pipeline

The control unit within the processor sequentially arranges decoded instructions and associated operands in the form of a pipeline. The execution unit within the processor obtains information from this pipe for its operation. The pipe is structured along FIFO lines.

The internal pipeline can be formed by the control unit when the execution unit is busy with the previous operation. Thus, there is an overlap of processor activity which enhances the speed of operation. The 68020 and 68030 processors have a three-word pipe.

1.5 SUMMARY

In this chapter we introduced the 68000 family and outlined the relative features of these processors. Motorola entered the 16-bit market in the late 1970s with the 68000.

The 68000 microprocessor has an effective 24-bit address bus and a 16-bit data bus; it supports a 16-megabyte address range. The 68000 is normally contained in a 64-pin DIP package and is also available in a 68-pin grid-array package.

The 68008 is a reduced-bus version of the 68000 processor. It has an effective 20-bit address bus and an 8-bit data bus; it supports a 1-megabyte address range. It is contained in a 48-pin DIP package.

The 68010 is a virtual memory microprocessor. It contains all the resources of the 68000 and is also pin compatible with the 68000. In addition, the 68010 processor has extended internal resources to support virtual memory schemes. The 68012 processor is an enhanced version of the 68010 processor with an effective 31-bit address bus that supports 2 gigabytes of address range. The 68012 is contained in an 84-pin grid-array package.

The 68020 is a 32-bit processor with all the resources of the 68012. The address and the data buses are extended to 32 bits. It supports a 4-gigabyte address range. In addition, the 68020 processor has internal instruction cache memory and the resources to support it. The cache memory holds most recently fetched instructions and supplies them to the processor. This speeds up the system operation.

The 68030 is an enhanced version of the 68020 processor with all the resources of the 68020. In addition, it has internal data cache memory and a memory management unit, further enhancing the throughput of the 68030 as compared to the 68020 processor.

The performance gradation sequence is $68008 \rightarrow 68000 \rightarrow 68010 \rightarrow 68012 \rightarrow 68020 \rightarrow 68030$. The 68008 is the lowest member of the family and the 68030 is the highest. These processors are upward code compatible.

Processors in the 68000 family are provided with proper control and interface buses to support synchronous and asynchronous devices. Moreover, the interrupt and the DMA operations are fully supported.

The architecture of the 68000 microprocessor forms the basis for that of all the other members of the family. It consists of eight 32-bit data registers, seven 32-bit address registers, one 32-bit program counter, two 32-bit stack pointers, one 16-bit status register, and a 32-bit ALU. The 68000 operates in two distinct modes: the supervisor mode and the user mode. This feature serves to maintain separation between the operating system programs and the user programs.

Each member of the 68000 family has a two-word prefetch queue, which effectively speeds up processor operation. In addition, there is a three-word pipeline in the 68020 and 68030 processors, speeding up processor operation still further.

PROBLEMS

- 1.1 What are the physical address spaces for
 - (a) the 68008 and 68000 processors;
 - (b) the 68010 and 68012 processors;
 - (c) the 68020 and 68030 processors.

Specify these address spaces in bytes and words.

- **1.2** Does software written on a 68000-based system work with a 68020-based system having the same memory and I/O map? What happens if the memory and I/O maps are different?
- **1.3** Specify special conditions that would enable software written on a higher processor, such as 68010, to function on a lower processor, such as 68008.
- 1.4 Compute the relative speed of the processors in question in the following situations:
 - (a) the 68008 and 68000 transferring long words from memory into the processor internal registers;
 - (b) the 68008 and 68000 transferring long words from the processor internal registers into memory.
- 1.5 Compute the relative speed of the processors in question in the following situations:

- (a) the 68000 and 68010 transferring words from memory into the processor internal registers;
- (b) the 68000 and 68010 transferring words internally from one register into the other.
- **1.6** Is it possible for the processor to simultaneously address the devices connected to the synchronous and asynchronous buses? Why or why not?
- **1.7** Describe two or more advantages and disadvantages of using synchronous and asynchronous interfaces.
- **1.8** Suppose you are required to scale down a 68000-based system to that of a 68008. In order to make the scaled-down version functional,
 - (a) what hardware modifications are necessary?
 - (b) what software modifications are necessary?
- **1.9** List three differences between the data and the address registers in the 68000 family of processors.
- **1.10** Can the USP and the SSP be used simultaneously as stack pointers? Why or why not? Can both the stack pointers be initialized at the same location to refer to the stack? Why or why not?
- 1.11 The initial values of the registers in a 68000 register are

D 0	=	\$ 0	1	0	2	0	3	0	4	D1	=	\$ A	0	B	0	С	0	D	0
A 0	=	\$ 0	0	1	3	5	7	9	8	A1	=	\$ 0	0	A	9	7	5	3	2
USP	-	\$ 0	0	0	0	4	0	A	0	SSP	=	\$ 0	0	0	0	3	4	0	A
SR	=				\$	0	3	0	4										

State the contents of D0, D1, A0, A1, and the SR after each of the following operations:

- (a) long word in D0 added to long word in D1, with the result in D1;
- (b) byte in D0 added to byte in D1, with the result in D0;
- (c) long word from A1 transferred into A0.
- **1.12** Using the initial conditions given in Problem 1.11, state the contents of the affected registers after each of the following operations:
 - (a) long word from D1 transferred into A1;
 - (b) long word in A0 added to long word in D1, with the result in D1;
 - (c) operation (b) repeated, with the result in A0.
- 1.13 With the initial conditions as stated in Problem 1.11,
 - (a) is the processor in the user mode or the supervisor mode? Why?
 - (b) can the processor use all the instructions, given your response to (a)? Why or why not?
- 1.14 How do the user and the supervisor modes differ?
- **1.15** The user byte of the SR is \$00 initially and the interrupt mask level is set at 6. The processor is operating in the supervisor mode. The last addition operation has resulted in a word operand \$FE00 in data register D7. What are the contents of the status register?
- 1.16 Repeat Problem 1.15 under the following conditions:
 - (a) byte result \$00 in D6 register;
 - (b) long-word result \$0123456B in A1 register.

- 1.17 Specify what happens under the following conditions:
 - (a) byte operand addressed in A0;
 - (b) stack located at an odd boundary, such as \$00003401;
 - (c) memory reference \$2345678A made by the 68000.

ENDNOTES

- 1. Motorola, Inc. M68000 16/32 Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- Motorola, Inc. MC68000, MC68008, MC68010/12 Data Books. Phoenix, AZ: Motorola Technical Operations, 1983.
- 3. Motorola, Inc. *The M68000 Family*. BR 176, Rev. 2. Phoenix, AZ: Motorola Technical Operations, 1986.
- 4. Reinhort, J. Extra Functions-32-Bit Processors. Boston: Electronic Products, 1986.
- 5. Motorola, Inc. *MC68020 Benchmark Report*. BR322. Phoenix, AZ: Motorola Technical Operations, 1986.
- 6. Motorola, Inc. *The M68000 Family*. BR176, Rev. 2. Phoenix, AZ: Motorola Technical Operations, 1986.
- 7. Subbarao, W. Microprocessors: Hardware, Software, and Design Applications. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 8. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- 9. Gibson, M., and Liu, C. Microcomputers for Scientists and Engineers. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- Motorola, Inc. MTT20: 68020 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.

CHAPTER

The 68000 Memory Organization Schemes, Data Structures, and Addressing Modes

Objectives

In this chapter we will study:

Memory organization and selection schemes for the 68000 Data structures and representation for the 68000 Stack memory organization and structure for the 68000 Instruction format and structure for the 68000 Addressing modes for the 68000

2.0 INTRODUCTION

Memory access is an integral part of any computer system operation. For the 68000, memory is organized as blocks of even and odd bytes. Data are structured so that bytes can be accessed individually, words can be accessed as two bytes, and long words can be accessed as two words. This provides an efficient and reliable memory access for data operands of varying size.

The stack memory is word-aligned. The program memory, where instructions and associated operands reside, is similarly word-aligned. Thus, the complete 16-bit data bus of the 68000 is utilized, optimizing the stack and instruction fetch operations.

The 68000 processor has 14 different addressing modes with which to access memory. Depending upon the application, any of these addressing modes can be used.

An understanding of memory organization schemes and data structures is essential to the study of the addressing modes. We must first learn about these addressing modes to understand the instructions, software features, and programming techniques of the 68000, all of which will be introduced in the next chapter. Note that throughout the book, the overbar is used to represent an active low signal. For example, \overline{LDS} means that the signal LDS is active when it is at the low logic level and is inactive when it is at the high logic level.

2.1 MEMORY ORGANIZATION SCHEMES AND DATA STRUCTURES

The 68000 microprocessor handles the byte, word, and long words of data. The memory is organized as 16-bit words and supports the aforementioned data elements.

Memory Organization and Selection Schemes

Figure 2.1 illustrates the memory organization and selection schemes for the 68000. The memory is structured as blocks of even and odd bytes. It can be accessed as bytes, words, or long words with the help of two strobes: $\overline{\text{LDS}}$ and $\overline{\text{UDS}}$. These are active low signals.

LDS is called the lower data strobe. When it is active, the lower or the odd memory byte is selected. $\overline{\text{UDS}}$ is called the **upper data strobe.** When it is active, the upper or the even memory byte is selected. When both strobes are active, both bytes are selected, providing a word access.

The odd byte is connected to the lower eight data bits, D0-D7, of the data bus. The even byte is connected to the upper eight data bits, D8-D15, of the data bus.

The 23 address lines, A1-A23, of the address bus provide an effective address range of eight megawords. The conventional A0 address line is brought out in the 68000 as the $\overline{\text{LDS}}$ and the $\overline{\text{UDS}}$ strobes. When they are active individually, these two strobes select either an odd byte or even byte. This provides an effective address range of 16 megabytes. An R/W signal from the processor is the **read/write strobe**. If this R/W strobe is at a high logic level, the processor reads the data from the memory. By the



High	Low	Lower or odd byte selected		
Low	High	Upper or even byte selected		
Low	Low	Both bytes selected (word)		
(b)				

same token, if this signal is at a low logic level, the processor writes the data into the memory. Details of these signals will be discussed when we deal with the hardware aspects of the 68000.

Data Structures and Representation

Bytes, Words, and Long Words Figure 2.2 illustrates how data are represented in the memory. The bytes can be accessed at the even or at the odd address boundaries. The word, consisting of two bytes, should be accessed only at the even address boundary. Similarly, the long word, consisting of two words, should be accessed only at the even address boundary. The word at the lower address corresponds to the higher word element of the long word. Word or long-word access at an odd boundary results in an error condition called the **address error**. This error condition transfers control to the supervisor mode and the operating system programs.^{1,2}

BCD (Binary Coded Decimal) The decimal numbers are represented in the BCD (binary coded decimal) format. Each BCD digit is a 4-bit element. Two BCD digits are contained in a byte. For a BCD string, the first BCD digit at the lowest address corresponds to the MSD (most significant digit).



FIGURE 2.2 Data representation in memory for the 68000.

The data structures for the 68010 and 68012 processors are similar to those for the 68000. For the 68008, which has only an 8-bit data bus, the memory is byte organized. The $\overline{\text{LDS}}$ and the $\overline{\text{UDS}}$ are integrated into a single data strobe, $\overline{\text{DS}}$. A word is accessed as two sequential bytes for the 68008.³

The following example problem will review our discussion of data structures.

Example 2.1 Data structures for the 68000. Suppose that we are required to store the following: data bytes \$7F and \$4E at locations \$0040E0 and \$0040E1; data word \$CAD8 at location \$0040E2; long data word \$2468A840 at the next location; BCD data string 1234567 starting at the next location.

- 1. Indicate the contents of the memory for the 68000 processor.
- 2. What will be the contents of a long word read from location \$0040E0?
- 3. Repeat (1) and (2) for the 68008 processor.

Solution

1. Memory contents: Figure 2.3(a) indicates the contents of the memory for the 68000 processor. The memory is word organized. The long word occupies two word positions, starting at \$0040E4. In the long word \$2468A840, the first digit, 2, is the MSD and the last digit, 0, is the LSD.

FIGURE 2.3 (a) Data structures for the 68000	Even memory address					Odd memory address	Data type
microprocessor.		Eve	n byte	Odd	byte		
	\$0040E0	7	F	4	Е	\$0040E1	Byte
	\$0040E2	С	А	D	8]	Word
	\$0040E4	2	4	6	8		Long
		А	8	4	0		word
	\$0040E8	0	1	2	3	\$0040E9	BCD
	\$0040EA	4	5	6	7	\$0040EB	
			()	a)			

For the BCD data, the leading zero is introduced by the processor, since the memory cannot be accessed at 4-bit boundaries.⁴

2. Long word from \$0040E0: The long word from location \$0040E0 will be MSD LSD

\$7F4ECAD8.

3. 68008 memory organization: Figure 2.3(b) shows the corresponding results for the 68008 processor. The memory is byte organized. A word occupies two byte locations.

FIGURE 2.3 (b) The 68008 (for Example 2.1).	Memory address			Data type
	\$0040E0	7	F	Byte
	\$0040E1	4	Е	
	\$0040E2	С	А	Word
	\$0040E3	D	8	
	\$0040E4	2	4	Long word
	\$0040E5	6	8	
	\$0040E6	А	8	
	\$0040E7	4	0	
	\$0040E8	0	1	BCD
	\$0040E9	2	3	
	\$0040EA	4	5	
	\$0040EB	6	7	
		(t)	

The 68000 processor uses memory-mapped I/O in which the processor considers memory and I/O to be similar to one another. The memory organization for the 68000 family is linear, allowing for access of any memory location without readjusting the address mechanism. This simplifies the stack and queue operations, which will now be introduced.

Stack and Queue Organization and Structure for the 68000

A stack is a **LIFO** (last-in-first-out) data structure in the memory. Some of the internal registers of the processor are saved automatically on the stack whenever there is a change in program flow due to subroutines or exceptions. The system stack pointer (SP) controls the stack operation. The stack pointer is either SSP (A7') or USP (A7), depending upon the mode of operation. The program counter is saved on the active system stack on subroutine calls and is restored from the stack on the returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of exceptions, such as interrupts and traps. They are restored on return. The system stack fills from high memory to low memory.⁵

The stack is always word organized and word aligned. Byte data are put on the stack in pairs, preserving the word alignment of the stack. Saving information on the stack is known as **pushing**. Retrieving the information from the stack is known as **pop-ping** or **pulling**. The stack pointer (SP) always points to the top of the stack, where the last element has been pushed. The SP predecrements by two for pushing a new word onto the stack. Similarly, the SP postincrements by two after pulling a word element from the stack. For long-word pushing or pulling, the SP is predecremented or postincremented by four.⁶ The stack should always be accessed at even boundaries.

A queue is a **FIFO** (**first-in-first-out**) data structure in the memory. A queue may be implemented to fill in from high memory to low memory, or vice versa. Queues may be byte or word organized. They are very helpful in setting up memory tables and strings. There can be several queues set up in the memory. The stack and queue are very important data structures and are explicitly supported by the addressing modes of the 68000.

The following example problem on the stack and queue will promote better understanding of these structures.

Example 2.2 Stack and queue structures.

The initial values of the USP, SSP, A0, and A1 are as follows:

 $USP = \$ 0 0 0 0 4 8 0 C \qquad SSP = \$ 0 0 0 0 3 7 A 0$ A0 = \$ 0 0 0 0 B D 0 4 A1 = \$ 0 0 0 0 B D 1 8

The 68000 is executing a main user program in the user mode and the JSR (jump to subroutine) instruction has been encountered. The next instruction to be executed in the main program is at PC location \$00024A08.

- 1. Indicate the contents of the stack.
- 2. The subroutine sets up a memory table in the form of a word-organized queue. A0 points to the first element and A1 points to the last element in the queue. Conceptualize the queue structure. How many words are contained in the queue?

Solution

- 1. Stack: Figure 2.4(a) shows the contents of the stack. USP is the system stack pointer, since the processor is in the user mode. The USP gets predecremented by four and the PC pointing to the next instruction in the main program gets pushed onto the stack.
- **2. Queue:** Figure 2.4(b) shows the conceptual queue structure. It contains [(\$0000BD18 \$0000BD04) + 1] = \$15 word elements.



The **RTS** (return-from-subroutine) instruction restores the stored contents from the stack. RTS is the last instruction in any subroutine. On executing the RTS instruction in the subroutine of Example 2.2, the contents of the stored PC (\$00024A08) are pulled from the stack and restored into the PC. This causes the main program to resume, starting at \$00024A08. This is the location of the next instruction to be executed in the main program, while the subroutine is called. The SP is incremented to its original value: \$0000480C.

A subroutine called by another subroutine is said to be **nested**. Suppose the first subroutine calls a second subroutine. The PC pointing to the next instruction to be executed in the first subroutine is stored on the stack, on top of the earlier stored PC (corresponding to the main routine). The processor then executes the second subroutine. At the end of the second subroutine, the RTS instruction is executed. This restores the PC corresponding to the first subroutine from the stack. At the end of the first subroutine, another RTS instruction is executed. This restores the PC corresponding to the main program from the stack. Ultimately, the SP is incremented to its original value. The available stack space determines how many of the subroutines can be nested. A similar mechanism works for nesting exceptions such as interrupts.⁷

2.2 INSTRUCTION FORMAT AND STRUCTURE

A software program consists of a sequence of instructions. These instructions are stored in program memory in the form of machine code. The **program memory** is that area in memory addressed by the program counter. The program memory is word aligned for the 68000.

Instruction Format

For the 68000, instructions are from one to five words, as shown in Figure 2.5. The first word, which is called the **operation word (op. word)** specifies the length of the instruction and the type of operation to be performed. The remaining words specify the appropriate source and destination operands. The processor obtains the source operand, performs the specified operation, and puts the result at the destination. Instructions for the 68000 have a well-defined structure enabling programmers to clearly identify the source and destination operands without ambiguity.



Instruction Structure

An instruction may be of the single- or the double-operand type. For the **single-operand** type, the specified operand is always the destination. For the **double-operand** type, the first operand is the source operand and the second is the destination. We will define and use three instructions for our discussion in this chapter. These instructions reference an effective address $\langle ea \rangle$ and are as follows:

CLR <ea></ea>	Clear the contents of the specified address.
ADD <ea>,Dn</ea>	Add the contents of the effective address to the specified data register Dn (n = $1-7$).
MOVE <ea>,<ea></ea></ea>	Move the contents of the source effective address to the destination effective address.

The CLR instruction is of the single-operand type; the other two are of the doubleoperand type. Figure 2.6 illustrates typical instruction structures for the 68000 processor with single and double operands. Most of the instructions are similarly structured. Also, in most cases, the data size is explicitly specified to be byte, word, or long word, as shown; thus, the same mnemonic statement may be used for different types of data.⁸

Clearly, the effective address is an integral part of the instruction. In that the 68000 has 14 distinct addressing modes to specify the effective address, it is a very powerful and versatile processor. Some of these modes deal with the register reference, some deal with the memory reference, and some deal with the control.



2.3 REGISTER DIRECT AND REGISTER INDIRECT ADDRESSING MODES

Motorola Corporation introduced a notation scheme to refer to the registers and operands in dealing with the addressing modes and the instructions. We will follow this notation, which is given in Figure 2.7.

Dn	Data register (n specifies the register number)
An	Address register (n specifies the register number)
Rn	Dn or An (n specifies the register number)
PC	Program counter
SR	Status register
CCR	Condition code register (user byte of the SR)
SSP	Supervisor stack pointer
USP	User stack pointer
SP	Active system stack pointer (either SSP or USP)
d8	8-bit displacement value
d16	16-bit displacement value
Ν	Operand size in bytes (N = 1, 2, or 4 for byte, word, or long-word operands)
(An)	Contents of the location addressed by An
<ea></ea>	Effective address of the operand

FIGURE 2.7 Motorola's register and operand notation for the 68000 addressing modes and instructions.

In the register direct addressing modes, either the data or the address registers hold the data operands. On the other hand, in the register indirect addressing modes, one of the address registers holds the base address of the data operand. The register-related addressing modes are indicated in Figure 2.8.

Addressing Mode	Syntax	Effective Address <ea></ea>
REGISTER DIRECT Data register direct Address register direct	Dn An	< ea > = Dn; n = 1-7 < ea > = An; n = 1-7
ADDRESS REGISTER INDIRECT (ARI) ARI with	(An)	$\langle ea \rangle = (An)$
postincrement predecrement displacement index and displacement	(An)+ -(An) d(An) d(An,Rn)	$\langle ea \rangle = (An) ; An+N \rightarrow An$ $An-N \rightarrow An ; \langle ea \rangle = (An)$ $\langle ea \rangle = (An + d16)$ $\langle ea \rangle = (An + Rn + d8)$

FIGURE 2.8 Register-related addressing modes for the 68000.

In our discussion we will use the three instructions introduced earlier:

CLR <ea> ADD <ea>,Dn MOVE <ea>,<ea>

We will also use the initial values of the registers and operands as given in Figure 2.9 for example problems.

It is important to note that although register A7 can be used as an address register in any of the addressing modes, extreme care should be exercised. Since A7 is the sys-

D0 = \$ 1 2 3 4 0 6 7 8	Memory	Word	
D1 = \$A B C D E F 0 0	Address	Data	
A0 = \$ 0 0 4 8 7 6 F 2	\$0034FE74	1AB2	
AI = \$0034FE78	\$0034FE76	3CD4	
	\$0034FE78	5EF6	
	\$0034FE7A	9873	
	\$0034FE7C	2408	
	:	:	
	\$00487D6E	CD02	



tem stack pointer, it should remain word aligned. In the postincrement and predecrement addressing modes, A7 increments or decrements by two, even if the size of the operand is byte.

Register Direct Addressing Modes

The 68000 has two direct addressing modes: the data register direct and the address register direct.

Data Register Direct Addressing Mode (Dn; n = 1-7) In this mode the specified data register contains the addressed operand. Examples are as follows:

CLR.L D0	Clear the long word operand in the D0 register.
	(Single-operand type; D0 is the destination.)
	D0 (before) \$12340678
	D0 (after) \$ 0 0 0 0 0 0 0 0 0
CLR.W D1	Clear the word operand in the D1 register. The lower word in D1 gets cleared. The upper word in D1 is not affected.
	(Single-operand type; D1 is the destination.)
	D1 (before) \$ A B C D E F 0 0
	D1 (after) \$ A B C D 0 0 0 0

Address Register Direct Addressing Mode (An; n = 1-7) In this mode the specified address register contains the addressed operand. For example,

MOVEA.L A0,A1	Move the long-word operand from A0 into A1.	
	A0 is the source operand and is not affected.	
	A1 is the destination operand and is changed.	
	A0 (before) \$ 0 0 4 8 7 6 F 2	
	A1 (before) \$0034FE78	
	A0 (after) \$ 0 0 4 8 7 6 F 2 (no cha	ange
	A1 (after) \$ 0 0 4 8 7 6 F 2 (chang	ed)

The register direct addressing modes are very fast and efficient in conducting operations on the data operands already present in the CPU internal registers.

Register Indirect Addressing Modes

The 68000 has five indirect addressing modes: the address register indirect (ARI), the ARI with postincrement, the ARI with predecrement, the ARI with displacement, and the ARI with index and displacement. All these addressing modes provide memory reference where the data operand is located.

Address Register Indirect ARI ((An); n = 1-7) In this mode, the specified address register contains the address of the data operand. An example follows.

MOVE.B (A1),D0	Move the byte operand in memory, the address of which is contained in A1, into D0.
	Source $\langle ea \rangle = (A1) = $ \$0034FE78.
	Byte operand at $0034FE78 = 5E$.
	Destination $\langle ea \rangle = D0$ register
	D0 (before) \$ 1 2 3 4 0 6 7 8
	D0 (after) \$ 1 2 3 4 0 6 5 E
	Only the lower byte of D0 is changed to 5E. The other part of
	D0 is not affected. A1 also is not affected.

ARI with Postincrement ((An)+; n = 1-7) In this mode, too, the specified address register contains the address of the data operand. After the operand address is used, the address register is incremented by one, two, or four, depending upon whether the size of the operand is byte, word, or long word. This mode is very useful in setting up and scanning the memory tables. An example follows.

MOVE.L (A1)+,D1	Move the long-word operand in memory, the address of which is contained in A1, into the D1 register and postin- crement A1 by four. Source $\langle ea \rangle = (A1) = \$0034FE78$.
	Long word at $0034FE78 = 5EF69873$.
and the second s	Destination $\langle ea \rangle = D1$ register.
	D1 (before) \$ A B C D E F 0 0
	A1 (before) \$ 0 0 3 4 F E 7 8
	D1 (after) \$ 5 E F 6 9 8 7 3
	A1 (after) \$ 0 0 3 4 F E 7 C

ARI with Predecrement (-(An); n = 1-7) In this mode, the specified address register contains the address of the data operand. It is predecremented by one, two, or four to generate the effective address, depending upon whether the size of the operand is byte, word, or long word. This mode is very useful in setting up and scanning memory tables and in multiprecision arithmetic operations. An example follows.

MOVE.W -(A1),D0

Predecrement A1 by two (since the size of the operand is word), to obtain the source effective address and move the word from that address into D0.

Source $\langle ea \rangle = (A1-2) = \$0034FE76$. Word operand at \$0034FE76 = \$3CD4. Destination $\langle ea \rangle = D0$ register. D0 (before) \$12340678A1 (before) \$0034FE78D0 (after) \$12343CD4A1 (after) \$0034FE76

ARI with Displacement (d(An); n = 1-7) In this mode, the specified address register contains the base address. The instruction specifies a sign-extended 16-bit displace-

ment as the extension word. The sign extension provides an effective displacement range of +32768 (+32K) for positive words and -32768 (-32K) for negative words. (Effective address computations use the sign extension for displacement and index values. Refer to Appendix A for sign-extension concepts).

The effective address is the sum of the base address and the displacement value. The contents of the address register do not change. This mode is very useful in addressing different sections of memory, with different displacement values. An example follows.

MOVE.B 0003(A1),D1

Move the byte operand from the computed source $\langle ea \rangle$ into the D1 register. Effective address computation by the processor is as shown (displacement is 16-bit d16):

Contents of A1	\$0034FE78
+ displacement d16	\$0000003
Source <ea> =</ea>	\$0034FE7B
	10

Byte operand at 0034FE7B = 0.5Destination 0.5 = 0.5 register. D1 (before) ABCDEF00A1 (before) 0.5ABCDEF00A1 (before) ABCDEF73A1 (after) 0.5ABCDEF73A1 (after) 0.5ABCDEF73Only the lower byte of D1 is changed to 0.573. The other

part of D1 is not affected. A1 also is not affected.

ARI with Index and Displacement (d(An,Rn); n = 1-7) In this mode, the specified address register (An) contains the base address. The other address, or data, register (Rn) contains an index word (or long word), as specified. The instruction also specifies an 8-bit sign-extended displacement as a part of the extension word. The index operand can be a computed variable, which provides a dynamic addressing scheme.

The effective address is the sum of the base address, the index value, and the displacement. The contents of the address and index registers do not change. This mode is very useful in addressing different sections and blocks of memory with different index and displacement values.⁹ An example follows.

MOVE.W 04(A0,D0.W),D1

Move the word operand from the source $\langle ea \rangle$ into D1. The $\langle ea \rangle$ computation by the processor is as shown (displacement is 8-bit d8).

Contents of A0 \$004876F2
+ index word from D0 \$00000678
+ displacement d8 \$0000004
Source $\langle ea \rangle = \overline{\$00487D6E}$
Word operand at $00487D6E = CD02$.
D0 (before) \$ 1 2 3 4 0 6 7 8
D1 (before) \$ A B C D E F 0 0
A0 (before) $\$0.04876E2$

D0 (after)	\$	1	2	3	4	0	6	7	8	
D1 (after)	\$	A	B	С	D	С	D	0	2	
A0 (after)	\$	0	0	4	8	7	6	F	2	
Only the lower	wo	ord	0	f I)1	is	ch	an	geo	1.

Depending upon the application, any of the preceding addressing modes can be used to specify either the source or the destination operands. In some instances, not all the addressing modes are applicable. The instruction set specifies which modes are applicable and which are not.

Any type of data structure can be set up and handled using the preceding addressing modes. For example, the predecrement and postincrement addressing modes can be used in conjunction with each other to set up a stack-type or queue-type activity. Within the same instruction, the source and destination operands can be specified by different addressing modes.

The following example problem provides a review of the register-related addressing modes.

Example 2.3 Register addressing modes for the 68000.

According to the instruction structure and the addressing modes discussed so far, specify what occurs in each of the following operations. Also, indicate the contents of the corresponding registers and the memory locations after each operation. The initial values in each case are as shown in Figure 2.9.

- **1.** MOVE.B D1,D0
- **2.** CLR.L -(A1)
- **3.** MOVE.W (A1)+,0A(A0,D0.W)

Solution

1. MOVE.B D1,D0: D1 is the source operand. D0 is the destination operand. The source and the destination operands are specified by the data register direct addressing mode. The lower byte operand from D1 is moved to D0. Only the lower byte of D0 is changed.

D0	(before)	\$ 1	2	3	4	0	6	7	8
D0	(after)	\$ 1	2	3	4	0	6	0	0

2. CLR.L -(A1): The operand is specified by the ARI with predecrement addressing mode. A1 is predecremented by four (since the operand is long word) to obtain the effective address, and the long word at the location is cleared.

Destination $\langle ea \rangle = (A1-4) = $0034FE74$. A1 (before) \$0034FE78 A1 (after) \$0034FE74

Memory address	Memory of	contents
	before	after
\$0034FE74	1AB2	0000
\$0034FE76	3CD4	0000
\$0034FE78	5EF6	5EF6
:	:	:
:	:	:

3. MOVE.W (A1)+,0A(A0,D0.W): The source operand is specified by the ARI with postincrement mode of addressing. The destination operand is specified by the ARI with index and displacement mode of addressing. The word from the source <ea> is moved to the destination <ea>.

Source $\langle ea \rangle = (A1) = $ \$0034FE78.
Destination <ea> computation:</ea>
Contents of A0 \$004876F2
+ index word from D0 \$00000678
+ displacement d8 \$0000000A
Destination $\langle ea \rangle = $ \$00487D74
Word at location \$0034FE78 (\$5EF6) is moved to location \$00487D74.
A1 (before) \$ 0 0 3 4 F E 7 8
A1 (after) \$ 0 0 3 4 F E 7 C
(postincremented by four)
Memory word at \$00487D74 (before) not known
(after) \$5EF6

The addressing modes discussed so far address the data or the address operands. We will now introduce the other modes that deal with the program control, in addition to addressing the operands.

2.4 IMMEDIATE, QUICK, ABSOLUTE, RELATIVE, AND IMPLICIT ADDRESSING MODES

Figure 2.10 illustrates the aforementioned addressing modes. In the immediate and quick addressing mode, the data is explicitly specified as part of the instruction. In the absolute addressing mode, the address of the data or of the next instruction is explicitly specified as part of the instruction. In the relative addressing mode, a displacement where the data or the next instruction is located is explicitly specified as part of the instruction. In the implicit addressing mode, instructions make implicit reference to the processor registers. We will now discuss the details of these addressing modes using the three instructions (CLR < ea>; ADD < ea>,Dn; and MOVE < ea>,< ea>) introduced earlier. The initial values of the registers and the operands given in Figure 2.11 will be used for examples.

Addressing Mode	Syntax	Effective Address <ea></ea>
Immediate addressing	#XXX or IMM	<ea> = next one or two words of the in- struction</ea>
Quick addressing	Instruction ends with Q	Data contained as part of the op.word
Absolute short addressing	XXXX or ABS.W	<ea> = next word of the instruction</ea>
Absolute long addressing	XXXXXXXXX or ABS.L	<ea> = next two words of the instruction</ea>
PC relative with displace- ment	d(PC)	< ea > = (PC + d16)
PC relative with index and displacement	d(PC,Rn)	$\langle ea \rangle = (PC + Rn + d8)$
Implicit	None	$\langle ea \rangle = PC, SR, SP$

FIGURE 2.10 Immediate, quick, absolute, relative, and implicit addressing modes for the 68000.

Immediate Addressing Mode (Imm)

Data are explicitly specified and contained in the extension words of the instruction. Data size can be a byte, a word, or a long word. For long-word data operands, two word extensions are required. This addressing mode is very useful in initializing the registers and the memory. Only the source operand can be specified by this addressing mode. We will use a # sign to signify the immediate operand. Examples are as follows:

D0 = \$ 1 2 3 4 0 6 7 8	Memory	Word
D1 = \$ A B C D E F 0 0	Address	Data
A0 = \$ 0 0 4 8 7 6 F 2	\$0034FE74	1AB2
A1 = \$ 0 0 3 4 F E 7 8	\$0034FE76	3 CD4
	\$0034FE78	5EF6
	\$0034FE7A	9873
	\$0034FE7C	2408
	1	:
	:	:
	\$00487D6E	CD02

FIGURE 2.11 Initial values for the registers and the data operands in memory.

MOVE.B #\$2A,D0	Move the immediate data byte \$2A into the D0 destination register.
	D0 (before) \$12340678
	D0 (after) \$1234062A
MOVE.W #\$BBBB,(A1)	Move the immediate data word \$BBBB into memory addressed by (A1). Destination $\leq ea \geq = (A1) = $ \$0034FE78
	Contanta of \$0024EE78 (hofora) \$5EE6
	Contents of \$0034FE78 (Derote) \$5EF0
	(after) \$BBBB

Quick Addressing Mode (. . . . Q)

This is a variation of the immediate addressing mode. Up to 8 bits of data can be specified as part of the operation word itself. Thus, this is a single-word instruction and operates faster than the immediate addressing mode. However, the data range is limited to 8 bits in move operations and to 8 units in arithmetic operations. In this addressing mode, all 32 bits of the destination are affected by the sign extension of the data operand. In the sign extension, the most significant bit (MSB) of the data operand is replicated to all the higher bits (see Appendix A). The instructions allowed in this mode are explicitly specified in the instruction set and end with Q (ADDQ, MOVEQ, SUBQ, and so forth). An example follows.

MOVEQ #\$43,D0 Move the quick data \$43 into the D0 destination register. Data operand = $$43 = 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1$ MSB = 0 This MSB is replicated to all the higher bits in D0 register. D0 (before) \$1 2 3 4 0 6 7 8 D0 (after) \$0 0 0 0 0 0 4 3

Absolute Short and Long Addressing Modes (Abs.W, Abs.L)

In the absolute short addressing mode, a 16-bit address of the data or of the next instruction is explicitly specified as an extension word within the instruction. In the absolute long addressing mode, instead of the 16-bit address, a 32-bit address is specified as two extension words within the instruction. The short addressing mode has a range of 64 kilobytes and the long addressing mode has a range of 16 megabytes. These addressing modes are used to access the memory directly. They are also used in program control applications to specify the location of the next instruction. Examples are as follows:

CLR.L \$0034FE74 Clear the long-word operand starting at memory location \$0034FE74. This is the absolute long addressing mode, since a 32-bit address of the operand is specified. Destination <ea> = \$0034FE74. Long-word operand at \$0034FE74 (before) \$1 A B 2 3 C D 4 (after) \$0 0 0 0 0 0 0 0

MOVE.B D0,\$4000	Move the byte operand from D0 into the memory location at \$4000. Destination of the 16-bit address is specified by the absolute short addressing mode. The upper four digits of the address are considered to be \$0000. Source operand = byte from D0 = 78
	Destination $\langle ea \rangle = $ \$00004000
	Byte operand at \$00004000 (before) not known
	(after) \$78

PC Relative with Displacement Addressing Mode d(PC)

In this addressing mode, a signed displacement is specified as a part of the instruction. This displacement is added to the contents of the PC (program counter) to obtain the effective address of the operand.

The displacement can be 8 or 16 bits, depending upon the instruction. For an 8-bit displacement, the displacement range is 256 bytes; for a 16-bit displacement, it is 64 kilobytes.

Program control instructions, such as BRANCH instructions, use this type of addressing mode. In the example that follows, we will introduce a new instruction, BRA (branch always). This specifies where the next instruction to be executed is to be found.

PC	Instruction				
\$00002000	BRA 082A(PC)	Branch to the specified calculation is as shown:	d effective address. The <ea></ea>		
		Contents of PC after the BRA			
		instruction*	\$00002002		
		+ sign-extended 16-bit			
		displacement	\$000082A		
		*	$< ea > = \overline{\$0000282C}$		
		The program branches to \$0000282C and fetche			
		next instruction from that location.			

*Recall that the PC advances to next word location after fetching the present op.word. Thus, the PC will be at \$00002002 after fetching the BRA instruction.

PC Relative with Index and Displacement Addressing Mode d(PC,Rn)

In this addressing mode, in addition to the displacement, the instruction specifies an index register. The effective address is the sum of the contents of the PC, the index register, and the displacement. The displacement is 8 bits. An example follows.

Instruction PC

\$00487708 MOVE.W EC(PC,D0.W),D1 Move the word operand from the source $\langle ea \rangle$ into D1. The $\langle ea \rangle$ calculation is as shown.

Contents of PC after the MOVE instruction*	\$0048770A
+ sign extended index word from D0	\$0000678
Indexed address =	\$00487D82
+ sign-extended displacement [†] =	\$FFFFFFEC
<ea> =</ea>	\$00487D6E
Word operand from \$00487D6E =	\$CD02
D1 (before)	\$ABCDEF00
D1(after)	\$ABCDCD02

*PC advances to the next word location (0048770A) after the MOVE instruction. †Sign extended to 32 bits. \$EC is a negative number that corresponds to -\$14 in twoscomplement notation. (Refer to Appendix A for twos-complement concepts.)

The PC relative addressing modes are used extensively in program control applications. In addition, these addressing modes are used in applications requiring program code relocation. In such applications, the program code can be made to reside in any part of memory, and the PC can be adjusted accordingly. Any memory reference will be with respect to the adjusted PC as the base address and will be valid.

Implicit Addressing Mode

The 68000 has certain instructions that make implicit reference to the processor registers (the PC, SR, SP, and so forth). This mode works in conjunction with the other addressing modes. Sometimes it is not considered to be a separate addressing mode. An example follows.

MOVE.W #\$0400,SR Move the immediate word operand \$0400 into the SR (status register).* The source operand is specified by the immediate addressing mode. Destination <ea>, which is the SR, is specified by the implicit reference. SR (before) not known SR (after) \$0400

*This instruction dealing with the SR is privileged and can only be used in the supervisor mode.

The following example problem provides a review of the addressing modes we have discussed.

Example 2.4 Other addressing modes for the 68000.

Use the initial values given in Figure 2.11. Specify what occurs in each of the following operations. Indicate the contents of the corresponding registers and memory locations after each operation. Consider the same initial values for each of the operations.

- 1. MOVE.L #\$765432AC,\$0034FE74
- 2. ADDQ.B #\$04,D1
- 3. MOVE.W \$007A(PC),SR (Contents of PC \$0034FE00)

Solution

1. MOVE.L #\$765432AC,\$0034FE74: The source operand is specified by the immediate addressing mode and the destination effective address is specified by the absolute long addressing mode. The source operand is moved to the destination <ea>.

> Source long word = \$765432AC Destination <ea> = \$0034FE74 Long-word operand at \$0034FE74 (before) = \$1AB23CD4 (after) = \$765432AC

2. ADDQ.B #\$04,D1: The source operand is specified by the quick addressing mode and the destination operand is specified by the data register direct addressing mode. Add the immediate (quick) operand to the destination <ea>.

> Source operand (byte) = 04. Destination ea > = D1 register. Source data 4 is added to the D1 register. D1 (before) A B C D E F 0 0D1 (after) A B C D E F 0 4

3. Move.W \$007A(PC),SR: With contents of PC = \$0034FE00, the effective address of the source operand is \$0034FE7A. The contents at that address (= \$9873) are moved into SR.

SR (after) = \$9873

In software applications using the 68000 microprocessor, all of the 14 addressing modes can be used in conjunction with each other. Certain addressing modes, however, may preclude some instructions. This information is available from the instruction set. Care should be taken to ensure that an invalid addressing mode is not used to specify operands. Similarly, word and long-word operands should not be accessed at the odd address boundaries. To do so would result in error conditions.

2.5 SUMMARY

In this chapter we discussed the memory organization schemes, data structures, and addressing modes for the 68000 processor. The memory is organized as 16-bit words consisting of blocks of even and odd bytes. The bytes can be accessed individually, the words can be accessed as two bytes, and the long words can be accessed as two words. Words and long words should be accessed only at the even address boundaries. To do otherwise would result in an error condition. The 68000 processor follows memory-mapped I/O (input/output) in which the processor communicates with an I/O device as if it were one of the memory locations. The total address space for the 68000 processor can be considered as 16 megabytes or 8 megawords.

The important data structures of the 68000 are the stack and the queue. The stack is a LIFO data structure in the memory. Some of the internal registers are saved on the stack in the case of a change in program flow due to subroutines or exceptions. USP controls the stack if the processor is in the user mode; SSP controls the stack if the processor is in the supervisor mode. The stack fills from high memory to low memory on a push-type stack operation. The stack is word sized and word aligned and should only be accessed at even address boundaries.

The queue is a FIFO data structure in the memory and can be set up to fill in from high memory to low memory or vice versa. The queue is very useful in setting up tables and strings.

For the 68000, instructions are from one to five words. The first word, which is the operation word (op.word), specifies the type of operation. The rest of the words contain the appropriate extensions and operands. The structure of the instruction consists of the instruction field and the source and destination fields. Instructions may be of the single- or double-operand type. In the single-operand type, the specified operand is the destination operand on which the given operation is performed. In the double-operand type, the first operand is the source operand and the second is the destination operand. After performing the operation, the final result is put in the destination.

The 68000 has 14 different addressing modes with which to access the source and destination operands. In the register direct addressing modes, either a data register or an address register contains the specified operand. In the register indirect addressing (ARI) modes, one of the address registers contains the base address. There may be index and displacement values specified as a part of the instruction. These may be added to the base address to obtain the effective address of the operand.

In the immediate and quick addressing modes, the instruction contains the data operand. In the absolute addressing modes, the instruction contains the address of the operands. In the PC relative addressing modes, the PC contains the base address. There may be index and displacement values specified as part of the instruction. These may be added to the base address to obtain the effective address of the operand. The implicit addressing mode makes an implicit reference to some of the internal registers of the processor.

These addressing modes all can be used in conjunction with one another to specify the source and destination operands. The source operand can be specified by one addressing mode and the destination operand by another. This flexibility allows the 68000 processor to access operands conveniently and efficiently.

PROBLEMS

- 2.1 Draw the conceptual memory organization schemes for the following processors:
 - (a) the 68008 microprocessor;
 - (b) the 68010 microprocessor.
- **2.2** The 68000 is accessing a word operand from the memory. The memory word is \$234A. Specify the following:
 - (a) contents of data bus D0-D7 and D8-D15;
 - (b) logic levels of the \overline{LDS} , \overline{UDS} , and R/\overline{W} strobes.
- **2.3** What are the contents of the strobes $\overline{\text{LDS}}$, $\overline{\text{UDS}}$, and R/\overline{W} and the data bus D0-D15 when the 68000 is writing the long-word operand \$AABBCCDD into memory location \$004000.
- 2.4 Suppose the LDS and the UDS connections have been interchanged in Figure 2.1. What would happen in the following situations:
 - (a) the 68000 is trying to read byte operand \$45 from memory location \$00001000;
 - (b) the 68000 is trying to write byte operand \$54 into memory location \$0000100B.
- 2.5 Long-word operands \$124680AB and \$78908762 are stored in sequential memory locations beginning at \$00002000. BCD data string 1200340045974 is stored beginning at the next sequential location. Show how data are physically stored in the following systems:
 - (a) the 68000-based system;
 - (b) the 68008-based system;
 - (c) the 68010-based system.
- 2.6 Show how the following data elements are stored in memory for a 68000-based system:
 - (a) hex string \$1234432156788765ABCDDCBA, starting from memory location \$00004000;
 - (b) the hex string given in (a), but in the form of a word-aligned queue starting from \$00004040 and filling in towards high memory address.
- 2.7 The system stack pointer has an initial value \$000034A0. Show how the following data elements are stored on the stack:

first element \$0010 second element \$0020

ninth element \$0090

What are the contents of the stack pointer after the ninth element has been stored?

- **2.8** Each subroutine call stores the program counter on the system stack. Each exception, such as interrupt, stores the program counter and the status register on the stack.
 - (a) In a control system application, 128 bytes of stack space is allocated for the user mode of operation. How many subroutines can be nested if the stack is not used for any other storage?
 - (b) Repeat (a) if the D0 and D1 registers are also to be stored on the stack each time a subroutine call occurs. (*Note:* separate instructions are to be written to store any registers other than the PC on the stack during subroutine calls.)
- **2.9** In a robotics system application using the 68000, 512 bytes of supervisor stack space is allocated. Each robotics motor requires one interrupt service routine, which nests eight subroutines.

- (a) How much stack space is used up for each robotics motor application?
- (b) How many of these robotics operations can be nested?
- **2.10** Following the instruction format of Figure 2.5, conceptualize how the following instructions are stored in the memory for a 68000-based system:
 - (a) CLR.L <ea>; <ea> corresponds to a 32-bit address;
 - (b) ADD.W <ea>,D1; <ea> corresponds to a 32-bit address;
 - (c) MOVE.L <ea>,<ea>; each <ea> corresponds to a 32-bit address.
- **2.11** Given the instruction structure of Figure 2.6, write instructions to accomplish the following tasks:
 - (a) clear a byte in the D7 register;
 - (b) move a long word from A6 into the D5 register;
 - (c) add the long-word contents from D6 to the long-word contents of D7, with the result in D6.
- 2.12 Write a sequence of instructions to accomplish the following tasks:
 - (a) add the word contents from D5 to the long-word contents in D6 and put the result in the D7 register;
 - (b) clear the long word in the D3 register and transfer the result to the A3 register.
- **2.13** Using the initial values as given in Figure 2.9, specify the results of the following operations:
 - (a) ADD.L D1,D0
 - **(b)** ADD.W A0,D1
 - (c) MOVE.B -(A1), -(A1)

Clearly specify the source and destination addressing modes. Show the contents of the affected registers, the SR, and the memory.

- **2.14** Repeat Problem 2.13 with the condition that the operations are done in sequence, affecting the values accordingly.
- **2.15** Transfer the long-word contents from \$0034FE76 into the D1 register using the following addressing modes:
 - (a) ARI with displacement;
 - (b) ARI with index and displacement;
 - (c) absolute long.

Write the appropriate instruction in each case, using the same initial values given in Figure 2.9.

- **2.16** The PC is at location \$0034FE00 after the appropriate op.word has been read, which transfers the long-word contents from \$0034FE76 into the D1 register. Write the instructions needed to reach this condition using the following addressing modes:
 - (a) PC relative with displacement;
 - (b) PC relative with index and displacement;
 - (c) any other mode of your choice.

Use the initial values given in Figure 2.9.

- 2.17 Using the same initial values, specify the contents of the registers and the memory after accomplishing each of the following operations:
 - (a) MOVE.L -(A1),(A0)+
 - **(b)** ADD.W -(A1), -(A1)
 - (c) CLR.B \$0034FE75

Endnotes 43

- **2.18** Repeat Problem 2.17, with the condition that the operations are done in sequence, affecting the values accordingly.
- **2.19** With the initial values of Figure 2.9, which of the following operations are valid and which generate error conditions? Why?
 - (a) ADD.W \$0003(A1),D0
 - (b) MOVE.B \$00(A1.D0.L),D1
 - (c) JSR \$0305
- 2.20 Specify the results of the following operations, using the same initial values:
 - (a) ADD.L #\$10101010,D0
 - **(b)** ADDQ.L #\$03,(A1)+
 - (c) MOVE.L #\$00100100,(A1)+

Show the contents of the affected registers, the SR, and the memory.

- **2.21** Repeat Problem 2.20 with the condition that the operations are done in sequence, affecting the values accordingly.
- 2.22 Specify whether the following are true or false:
 - (a) the immediate addressing mode cannnot be used to specify the destination operand.
 - (b) the quick addressing mode can be used to specify data elements of any size.
 - (c) the PC relative addressing mode cannot be used to specify odd memory locations.
 - (d) the implicit addressing mode cannot refer to external memory.

ENDNOTES

- 1. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- Motorola, Inc. M68000 16/32 Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 3. Motorola, Inc. MC68008 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 4. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- 5. Gaonkar, R. Microprocessor Architecture, Programming, and Applications with the 8085/8080A. Columbus, OH: Merrill, 1984.
- 6. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- 7. Subbarao, W. Microprocessors: Hardware, Software, and Design Applications. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 8. Cohen, K. "Multiprocessor Architecture." Electronics (May 1983).
- 9. Motorola, Inc. M68000 vs. IAPX86 Benchmark Performance. Phoenix, AZ: Motorola Technical Operations, 1986.

The 68000 Instruction Set and Programming Considerations

Objectives

In this chapter we will study:

The general instruction set of the 68000

The data movement group of instructions and applications Binary and BCD arithmetic groups of instructions and applications Logical and bit-manipulation groups of instructions and applications Program and system control groups of instructions and applications Instruction timing considerations and applications

3.0 INTRODUCTION

The 68000 has a powerful instruction set, including 56 generic instruction types. Some of these instruction types have several variations. In addition, the 14 addressing modes discussed in the previous chapter can be used in conjunction with the instructions. This provides the 68000 with tremendous software capability.¹

The instructions are designed to follow a consistent structure. The same mnemonic statement representing an instruction can be used with appropriate attributes to refer to different operand sizes and addressing modes.

A clear understanding of how these instructions work, how they affect the status bits in the status register, and which of the addressing modes can be used is essential to the study of the software features and the programming techniques of the 68000 processor.

We will first introduce the general instruction set, categorize it into groups, and then discuss the essential features of each of the groups with appropriate illustrations. This approach will help us gain better insight into the instruction set. The material covered will provide the necessary background for writing programs using the 68000 processor.

3.1 THE GENERAL INSTRUCTION SET

Figure 3.1 indicates the general instruction set for the 68000 microprocessor in tabular form. In the first column the instruction mnemonic used in writing the assembly programs is given. The second column contains the physical description of the instruction. The third column lists the actual operation, and the last columns describe how the flags are affected in the case of each instruction. Figure 3.2 shows how the condition codes are computed. In Appendix B, details of the instruction set are presented.² The reader should refer to this appendix in studying the concepts covered in this chapter.

Interpretation of the Instructions

Consider the second instruction in the table in Figure 3.1. It is the ADD instruction with which we are already familiar. The description indicates that it is a binary addition. The data operands will be interpreted as binary numbers. The operation indicates that the destination operand is added to the source operand, and the final result is put in the destination. We see that all of the condition codes, known as **flags** or **status bits**, are affected by this operation. Any of them can be used for decision making in a programming sequence.

The syntax, attributes, and addressing modes for the ADD instruction are as follows (see also Appendix B):³

Assembler Syntax:	ADD <ea>,Dn or ADD Dn,<ea></ea></ea>
Attributes (size):	Byte, word, or long word.

Maemonic	Description	Operation	Condition				
(Internet internet	, south priori	operation		IN	Z	Iv	C
ABCD	Add Decimal with Extend	$(Destination)_{10} + (Source)_{10} + X \rightarrow Destination$		U	*	Ū	*
ADD	Add Binary	(Destination) + (Source) → Destination		*	*	*	*
ADDA	Add Address	(Destination) + (Source) - Destination		-	-	-	-
ADDI	Add Immediate	(Destination) + Immediate Data - Destination	*	*	*	*	*
ADDO	Add Quick	(Destination) + Immediate Data - Destination	*	*	*	*	*
ADDX	Add Extended	$(Destination) + (Source) + X \rightarrow Destination$	*	*	*	*	*
AND	AND Logical	(Destination) ∧ (Source) → Destination	-	*	*	0	0
ANDI	AND Immediate	(Destination) A Immediate Data - Destination		*	*	0	0
ANDI to CCB	AND Immediate to Condition Codes	(Source) A CCB → CCB		*	*	*	*
ANDI to SR	AND Immediate to Status Begister			*	*	*	*
ASI ASP	Arithmatic Shift	(Destination) Shifted by < count > - Destination		*	*	*	*
Roc, Aon	Preach Conditionally	If as then PC / d = PC	-		-		
PCC	Branch Conditionally	(chit numbers) OF Destination = 7	-	-	-		
BCHG	Test a Bit and Change	\sim (< bit number>) OF Destination \rightarrow 2	1-1		*		_
bond	root o bit and onongo	 Solution					
		~(<bit number="">) OF Destination -Z</bit>					
BCLR	Test a Bit and Clear	0 → < bit number > → OF Destination	-	-		-	-
BRA	Branch Always	PC+d→PC	-		-		-
BSET	Test a Bit and Set	\sim (<bit number="">) OF Destination → Z 1 → <bit number=""> OF Destination</bit></bit>	-	-	*	-	-
BSR	Branch to Subroutine	$PC \rightarrow -(SP); PC + d \rightarrow PC$	-	-	-		-
BTST	Test a Bit	~(<bit number="">) OF Destination →Z</bit>	-	-	*	-	
СНК	Check Register Against Bounds	If Dn <0 or Dn> (<ea>) then TRAP</ea>	-	*	U	U	U
CLR	Clear and Operand	0 - Destination		0	1	0	0
CMP	Compare	(Destination) – (Source)		*	*	*	*
СМРА	Compare Address	(Destination) – (Source)		*	*	*	٠
CMPI	Compare Immediate	(Destination) - Immediate Data		*	*	*	*
СМРМ	Compare Memory	(Destination) - (Source)		*	*	*	*
DBCC	Test Condition, Decrement and Branch	If $\sim cc$ then $Dn - 1 \rightarrow Dn$; if $Dn \neq -1$ then $PC + d \rightarrow PC$			-		
DIVS	Signed Divide	(Destination)/(Source) → Destination		*	*	*	0
DIVU	Unsigned Divide	(Destination)/(Source) - Destination		*	*	*	Õ
EOR	Exclusive OR Logical	(Destination) 🔁 (Source) - Destination	-	*	*	Ö	0
EORI	Exclusive OR Immediate	(Destination)	-	*	*	Õ	0
EORI to CCR	Exclusive OR Immediate to Condition Codes	(Source) ⊕ CCR → CCR	*	*	*	*	*
EORI to SR	Exclusive OR Immediate to Status Register	(Source) ⊕ SR→SR	*	*	*	*	*
EXG	Exchange Register	Rx ++ Ry		-		_	
EXT	Sign Extend	(Destination) Sign-Extended - Destination		*	*	0	0
JMP	Jump	Destination - PC		_			
JSR	Jump to Subroutine	$PC \rightarrow -(SP)$; Destination $\rightarrow PC$			-	_	
LEA	Load Effective Address	<ea>→An</ea>	-			_	
LINK	Link and Allocate	An \rightarrow – (SP); SP \rightarrow An; SP + Displacement \rightarrow SP					
LSL, LSR	Logical Shift	(Destination) Shifted by < count> - Destination	*	*	*	0	*
MOVE	Move Data from Source to Destination	(Source) - Destination		*	*	0	0
MOVE to CCR	Move to Condition Code	(Source) → CCB	*	*	*	*	*
MOVE to SB	Move to the Status Register	(Source) - SB	*	*	*	*	*

V logical OR

logical exclusive OR
 logical complement

affected
 unaffected
 0 cleared
 1 set
 U undefined

FIGURE 3.1 The 68000 instruction set table. (Courtesy of Motorola, Inc.)

.
Mnemonic	Description	Operation		Condition			
	Dosciption				000	es V	
MOVE from SR	Move from the Status Register	SR - Destination	1	-	-	<u> </u>	Ĕ
MOVE USP	Move User Stack Pointer	$USP \rightarrow An: An \rightarrow USP$	-	-	-	-	
MOVEA	Move Address	(Source) - Destination	1_		_		
MOVEM	Move Multiple Registers	Registers Destination	-	_		_	_
MOVEP	Move Peripheral Data	(Source) Destination	-				
MOVEQ	Move Quick	Immediate Data - Destination		*	*	0	0
MULS	Signed Multiply	(Destination)X(Source) -> Destination		*	*	0	
MULU	Unsigned Multiply	(Destination)X(Source) → Destination	-	*	*	0	0
NBCD	Negate Decimal with Extend	$0 - (Destination)_{10} - X \rightarrow Destination$	*	U	*	Ū	*
NEG	Negate	0 – (Destination) → Destination	*	*	*	*	*
NEGX	Negate with Extend	0 – (Destination) – X – Destination	*	*	*	*	*
NOP	No Operation	-	-	-	-	-	_
NOT	Logical Complement	~ (Destination) - Destination	-	*	*.	0	0
OR	Inclusive OR Logical	(Destination) v (Source) - Destination	-	*	*	0	0
ORI	Inclusive OR Immediate	(Destination) v Immediate Data - Destination	-	*	*	0	0
ORI to CCR	Inclusive OR Immediate to Condition Codes	(Source) v CCR CCR	*	*	*	*	*
ORI to SR	Inclusive OR Immediate to Status Register	(Source) v SR → SR	*	*	*	*	*
PEA	Push Effective Address	<ea>→ -(SP)</ea>	1-	-		-	-
RESET	Reset External Device	-	-	_	_	-	-
ROL, ROR	Rotate (Without Extend)	(Destination) Rotated by <count>→ Destination</count>	-	*	*	0	*
ROXL, ROXR	Rotate with Extend	(Destination) Rotated by <count>> Destination</count>	*	*	*	0	*
RTE	Return from Exception	$(SP) + \rightarrow SR; (SP) + \rightarrow PC$	*	*	*	*	*
RTR	Return and Restore Condition Codes	$(SP) + \rightarrow CC; (SP) + \rightarrow PC$	*	*	*	*	*
RTS	Return from Subroutine	$(SP) + \rightarrow PC$			-	-	-1
SBCD	Subtract Decimal with Extend	(Destination) ₁₀ -(Source) ₁₀ -X→Destination	*	U	*	U	*
SCC	Set According to Condition	If CC then 1's → Destination else 0's → Destination	-	-	-	-	
STOP	Load Status Register and Stop	Immediate Data - SR; STOP	*	*	*	*	*
SUB	Subtract Binary	(Destination) – (Source) → Destination	*	*	*	*	*
SUBA	Subtract Address	(Destination) – (Source) → Destination			-	-	-
SUBI	Subtract Immediate	(Destination) – Immediate Data - Destination	*	*	*	*	*
SUBQ	Subtract Quick	(Destination) – Immediate Data → Destination	*	*	*	*	*
SUBX	Subtract with Extend	(Destination) – (Source) – X → Destination	*	*	*	*	*
SWAP	Swap Register Halves	Register [31:16] ↔ Register [15:0]	-	*	*	0	0
TAS	Test and Set an Operand	(Destination) Tested → CC; 1 → [7] OF Destination	-	*	*	0	0
TRAP	Тгар	$PC \rightarrow -(SSP); SR \rightarrow -(SSP); (Vector) \rightarrow PC$	-	-	-	-	-
TRAPV	Trap on Overflow	If V then TRAP	-	-	-		-
TST	Test and Operand	(Destination) Tested → CC	-	*	*	0	0
			-	_	-		

[] = bit number A logical AND V logical OR Ø logical exclusive OR ~ logical complement

affected
unaffected
0 cleared
1 set

U undefined

Continued. **FIGURE 3.1**

47

000011****
>000 00** *!**!**00 0
~ * * * * * * * * * * * * * *
z * * * * * * * = * * * * * * *
× + + + + + + + + + + +
NOT ORI ORI PEA RESET ROL,ROR ROL,ROR RTE RTE RTE RTE RTE SUBA SUBA SUBA SUBA SUBA SUBA SUBA SUBA
0000101111*01**11110000***
> * 0 0 1 0 1 1 1 0 0 1 * * 1 1 1 1 0 0 0 = * * 1
N * * * * * * * * * * * * * * * * * * * * *
z * * * * * * * * * * * * * * * *
×
DIVU BORU EOR EOR EXT JMP ISR JMP ISR JMP ISR LINK LSL,LSR MOVE MOVE from SR MOVE to CC MOVE to CC MOVE to SR MOVE TO SR
0 * * * * * 0 0 * * 0 * * * i * 1 0
> = * * * * 0 0 * = 0 * * * * *
N** * * * * * * * * * * = * * * * *
Z = * * * * * * * • * * * *
× * * * * * *
ABCD ADDA ADDA ADDA ADDA ADDA ADDQ ADDQ AD

FIGURE 3.2 Condition code (flag) computation in the 68000 processor. (Courtesy of Motorola, Inc.)

Source <ea>:</ea>	All addressing modes permissible.
Destination <ea>:</ea>	Modes An, d(PC), d(PC,Rn), and immediate are not permissible. Other
	modes can be used.

Clearly, from the preceding information, either the source or the destination operand is a data register and the other operand can be an effective address $\langle ea \rangle$. If $\langle ea \rangle$ is the source, all addressing modes are permissible. If $\langle ea \rangle$ is the destination, some addressing modes are not allowed. The instruction can operate on byte, word, and longword operands.

Following the preceding guidelines, programmers can easily write valid instructions. For example,

ADD.L D7,D6	Add long word in D7 to the long word in
	D6, with the result in D6.
ADD.B (A5),D3	Add the byte from memory addressed by
	the contents of A5 to the byte in D3, with
	the result in D3.

are valid forms of the ADD instruction. On the other hand,

ADD.W (A5),(A2)	Add the memory words addressed by (A5) and (A2), with the result in memory addressed by (A2).
ADD.B D6,#\$12	Add the byte in D6 to the immediate data \$12 and put the result at the immediate data location.

are invalid forms of the ADD instruction. In the former case, a data register does not appear as one of the operands. In the latter, the destination operand cannot be specified by the immediate addressing mode.

Each instruction may have several variations, depending upon the operands. Consider the first six instructions in the instruction set in Figure 3.1. They are the variations of the ADD instruction as shown in Figure 3.3. The 68000 uses the same mnemonic

ABCD:	BCD signifies that the operands are of the BCD type. Regular binary addition.	
ADDA:	A signifies that the destination operand is an address register.	
ADDI: ADDQ:	Q signifies that the source operand is quick data.	
ADDX:	X signifies that the extend flag (X) is included in the addition.	

FIGURE 3.3 Variations of the ADD instruction in the 68000 instruction set.

(ADD in this case), with extensions such as A, I, Q, and X, to signify the different variations. The ABCD instruction is specifically made more symbolic to represent the BCD data, but it still belongs to the same ADD category.

The 68000 follows this consistent structure for all of its instructions. These instructions can be interpreted easily and appropriate forms written for programming and the software applications.

The Instruction Groups

The 68000 instructions may be broadly classified into the following groups:

- 1. data movement;
- 2. binary integer arithmetic;
- 3. BCD (binary coded decimal);
- 4. logic, shift, and rotate;
- 5. bit manipulation;
- 6. program control;
- 7. system control; and
- 8. special category for extended functions.

The data movement group deals with the physical movement of the source and destination operands. The integer, BCD, logic, shift, and rotate groups deal with the actual data processing operations. The program control group deals with the decision-making, conditional, and unconditional branch and jump operations. The bit-manipulation and the system control groups supplement the other operations mentioned above. We will deal with the special category in subsequent chapters.

The following example problem provides a review of the general features of the instruction set.

Example 3.1 The 68000 instruction set.

The syntax and attributes for the ADDA and ADDI are as follows, and permissible addressing modes for the effective addresses are as specified:

Syntax	Attributes	Addressing Modes
ADDA <ea>,An:</ea>	word, long word	All modes allowed for source <ea>.</ea>
ADDI #data, <ea>:</ea>	byte, word, long word	An, d(PC), d(PC,Rn), and immediate modes not allowed for destination <ea>.</ea>

1. Specify whether the following four forms are valid or not. Give the reason(s):

ADDA.L	A6,A4	ADDA.B	A1,A3
ADDI.W	#\$12AC,D7	ADDI.W	#\$100E,A3

2. Specify to which groups each of the instructions belongs.

Solution

1. ADDA.L A6,A4: This instruction is valid since it satisfies all of the guidelines (single-word instruction).

ADDA.B A1,A3: This instruction is not valid since the byte attribute is not allowed. ADDI.W #\$12AC,D7: This instruction is valid since it satisfies all the guidelines (two-word instruction).

ADDI.W #\$100E,A3: This instruction is not valid since the destination <ea> (= A3) is not valid.

2. Group: All of the instructions are of the addition type. As such, they belong to the arithmetic group.

Any invalid instruction will generate an error condition known as an **illegal in**struction exception. We will discuss this exception in later chapters.

Figure 3.4 illustrates a standard convention introduced by Motorola to summarize the addressing modes, especially while dealing with the instruction set. We will use this convention in our discussion. The addressing modes are classified as data, memory, control, and alterable types. In the data type, the $\langle ea \rangle$ refers to a data operand. In the memory type, the memory reference is explicit as to where the data operand can be

Effective Address Modes	Data	Memory	Control	Alterable
Dn	X			Х
An				Х
(An)	Х	\mathbf{X}^{c}	Х	Х
(An)+	Х	Х		Х
-(An)	Х	X		Х
$d_{12}(An)$	Х	X	X	Х
$d_{a}(An,Rx)$	Х	Х	Х	Х
xxxx (Absolute short)	х	Х	X	Х
xxxxxx (Absolute long)	х	Х	Х	Х
#xxx (Immediate)	Х	X		

FIGURE 3.4 Effective address classification for the 68000. (Courtesy of Motorola, Inc.)

found. In the control type, the addressing mode can be used for program control. In the alterable type, the addressed operand may change.

A single addressing mode can be classified in more than one category.⁴ Consider the ARI mode (An), for example. It can be classified in all four categories. It can address data, it can address memory, it can specify a jump or a branch address for program control, and the operand addressed by this mode can be allowed to change. On the other hand, the immediate (#xxx) addressing mode belongs only to the data-type category. It cannot address memory, cannot specify a jump or branch address, and it is unalterable.

3.2 DATA MOVEMENT AND ARITHMETIC INSTRUCTION GROUPS

Data movement is an integral part of a computer system operation. The 68000 has a very powerful and efficient group of data movement instructions, as shown in Figure 3.5. The group consists of several forms of the MOVE, EXG, and SWAP instructions. The privileged instructions are indicated with an asterisk; these should be used only in the supervisor mode.

The first column specifies the instruction in mnemonic form. The second column specifies the operand size—a byte (8 bits), a word (16 bits), or a long word (32 bits). The third and fourth columns specify the operation and the syntax (or notation). The last column specifies the allowed addressing modes. We will now interpret these entries and provide some typical illustrations from each of the groups.

Data Movement Instructions

Consider the general MOVE instruction from the table in Figure 3.5. It handles byte, word, or long-word operands. Data movement is always from the source to the destination operand. The notation is MOVE $\langle ea \rangle$, $\langle ea \rangle$. All addressing modes are allowed for the source $\langle ea \rangle$. Only data-alterable addressing modes, however, are allowed for the destination $\langle ea \rangle$. Thus, any addressing mode that does not belong to both the data and the alterable types is not allowed. Referring to Figure 3.4, it can be seen that, for the MOVE instruction, the following addressing modes are not allowed for the destination effective address:

An: Not allowed, since it is not of the data type #XXX (immediate): Not allowed, since it is not of the alterable type

MOVE instructions dealing with the status register (SR) and the USP are privileged as indicated. The EXG (exchange) instruction exchanges the long-word contents of two of the specified internal data or address registers. Similarly, the SWAP instruction exchanges (swaps) the lower and upper words in a data register.⁵

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
MOVE	8.16.32	(SOURCE) → DESTINATION	MOVE (ea),(ea)	SOURCE—ALL DEST—DATA ALTERABLE
MOVE from SR	16	SR → DESTINATION	MOVE SR,(ea)	DATA ALTERABLE
MOVE to CC	16	$(SOURCE) \rightarrow CCR$	MOVE (ea),CCR	DATA
*MOVE to SR	16	$(SOURCE) \rightarrow SR$	MOVE (ea),SR	DATA
*MOVE USP	32	$\begin{array}{c} \text{USP} \rightarrow \text{An or} \\ \text{An} \rightarrow \text{USP} \end{array}$	MOVE USP,An MOVE An,USP	—
MOVEA	16,32	(SOURCE) → DESTINATION	MOVEA (ea),An	ALL
MOVEQ	32	IMMEDIATE DATA → DESTINATION	MOVEQ # (data),Dn	_
EXG	32	Rx ↔ Ry	EXG Rx,Ry	
SWAP	16	$Dnlw \leftrightarrow Dnhw$	SWAP Dn	—

FIGURE 3.5 The 68000 data movement group of instructions. (Courtesy of Motorola Inc.)

Figure 3.6 indicates the initial values of the registers and the memory. We will use these values for the examples in this chapter. In the general MOVE instruction, there is no overflow, and the C and V flags are reset to 0; the X flag is unaffected (see Appendix B for details). An example follows.

MOVE.L D1,D3	Move long-word data from D1 into D3.			
	D1 (before) \$12340678			
	D3 (before) \$0000008			
	D3 (after) \$12340678			
	Only the N and Z flags are affected.			
	The result (new data in D3) is a positive nonzero value. As			
	such, $N = 0$ and $Z = 0$.			
	X N Z V C (after) = $0\ 0\ 0\ 0\ 0$			

D0 = \$ 1 2 3 4 0 6 7 8	Memory Address	Word Data
D1 = \$ A B C D E F 0 0	\$0034FE74 \$0034FE76	1AB2 3CD4
D2 = \$ 0 0 0 0 0 0 0 4	\$0034FE78 \$0034FE7A	5EF6 9873
D3 = \$ 0 0 0 0 0 0 0 8	\$0034FE7C \$0034FE7E	2408 0000
A0 = \$ 0 0 4 8 7 6 F 2	:	:
A1 = \$ 0 0 3 4 F E 7 8	\$00487D6E \$00487D70	CD02 200B
A2 = \$ 0 0 0 0 1 0 0 0		
A3 = \$ 0 0 0 0 1 5 0 3		
System byte	User byte	
SR = \$ 0 4 0 0 = 0 0 0 0 0 0 1 0 0 $T S I I I$ $2 1 0$	0 0 0 0 0 0 0 0 0 X N Z V C	

FIGURE 3.6 Initial values for the registers and the data operands in memory.

EXG A0,A1	Exchange the long-word contents of not affected.	f A0 and A1. The flags are
	A0 (before) \$004876F2	
	A1 (before) \$0034FE78	
	A0 (after) \$ 0 0 3 4 F E 7 8	
	A1 (after) \$004876F2	
	X N Z V C (after) = $0 \ 0 \ 0 \ 0 \ 0$	
SWAP D1	Swap the lower and the upper word	ls in D1.
	D1 (before) \$ A B C D E F 0	0
	D1 (after) \$ E F 0 0 A B C	D
	The N and Z flags are affected. C at	nd V are reset to 0, and X is
	unaffected. The MSB of the result	is 1 ($E = 1110$) and the
	result is a nonzero value. As such,	N = 1 and $Z = 0$.
	X N Z V C (after) = 0.1000	

We will now present an example problem to review the data movement instructions and operations.

Example 3.2 Data movement instructions.

In a control system application, the following software is run:

MOVE.W (A1),D1;move memory word addressed by (A1) into D1SWAP D1;swap the lower and the upper words in D1EXG D1,D3;exchange long words in D1 and D3MOVE.L D3,D7;move long word in D3 into D7

Using the initial values of Figure 3.6, show the contents of the affected registers and the flags.

Solution

After the MOVE.W (A1),D1 instruction, D1 contains \$ABCD5EF6. The upper word of D1 is not affected. The data operand \$5EF6 is moved to the lower word position of the D1 register.

After the SWAP D1 instruction, D1 contains \$5EF6ABCD.

After the EXG D1,D3 instruction, the long-word contents of the D1 and D3 registers are exchanged. D1 =\$00000008; D3 =\$5EF6ABCD.

After the MOVE.L D3,D7 instruction, both D3 and D7 contain \$5EF6ABCD. The result is positive (MSD = \$5 = 0101 and the MSB = 0) and is nonzero. As such, N = 0 and Z = 0. The X flag is unaffected. The C and V flags are reset to zero, since there is no overflow in the MOVE operation.

The final results are

D7 = \$ 5 E F 6 A B C D X N Z V C = 0 0 0 0 0

Binary Integer Arithmetic Instructions

These instructions deal with numbers and arithmetic operations. The 68000 processor distinguishes between signed and unsigned numbers. We will briefly discuss this concept in preparation for the discussion that follows. (Refer to Appendix A for details concerning binary and BCD numbers and arithmetic.)⁶

Consider a byte operand. In **unsigned operations** it represents a range of \$00 to \$FF, which corresponds to decimal values 0 to 255 as shown in Figure 3.7(a). In **signed operations**, when the MSB of the operand is 0, the operand is considered to be a positive number; when the MSB is 1, the operand is considered to be a negative number. Thus, \$00 to \$7F are positive numbers (decimal values 0 to 127) and \$80 to \$FF are negative numbers (decimal values -128 to -1 in the twos-complement form), as shown in Figure 3.7(b).



FIGURE 3.7 (a) Unsigned and (b) signed number representation.

Figures 3.8 and 3.9 illustrate the four categories of binary integer arithmetic instructions. They are ADD, SUBTRACT, COMPARE, and MULTIPLY and DIVIDE. All belong to the data processing group.

Add and Subtract Instructions There are five variations of the ADD and SUB (subtract) instructions, as shown in Figure 3.8. Except in the case of the ADDA and SUBA instructions, all five flags are affected. The C and X flags are set to 1 if there is an overflow generated from the addition operation. Similarly, the C and X flags are set to 1 if there is a borrow generated from the subtraction operation. The Z flag is set to 1 if the result of either of the operations is zero for the final operand. The N flag is set if the MSB of the result is 1. (Refer to Figure 3.2 for computation of the condition codes or flags.)

In the signed operations, the V flag is set to 1 when two positive numbers (MSB = 0 in each case) are added and a negative result (MSB = 1) is generated, or vice versa. Similarly, the V flag is set to 1 when a positive number is subtracted from a negative number and a positive result is generated, or vice versa. These conditions are known as **signed overflow.** If the signed operations are not of interest, the V flag may be ignored. An example follows using the initial values of Figure 3.6.

ADD.B #\$6F,D0	Add immediate data byte \$6F to byte in D0, with the result in
	D0. The destination <ea> is data register direct, which be-</ea>
	longs to the data-alterable type.
	Addition = $6F + 78 = E7 = 11100111$
	D0 (before) \$12340678
	D0 (after) \$ 1 2 3 4 0 6 E 7

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
ADD	8,16,32	(DESTINATION) + (SOURCE) \rightarrow DESTINATION	ADD Dn,(ea)	ALTERABLE MEMORY
			ADD (ea),Dn	ALL
ADDA	16,32	(DESTINATION) + (SOURCE) \rightarrow DESTINATION	ADD (ea),An	All
ADDI	8,16,32	(DESTINATION) + IMMEDIATE DATA \rightarrow DESTINATION	ADDI # (data),(ea)	DATA ALTERABLE
ADDQ	8,16,32	(DESTINATION) + IMMEDIATE DATA \rightarrow DESTINATION	ADDQ # (data),(ea)	ALTERABLE
ADDX	8,16,32	(DESTINATION) + (SOURCE) + $X \rightarrow DESTINATION$	ADDX Dy, Dx ADDX -(Ay), -(Ax)	-

(a)

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
SUB	8,16,32	(DESTINATION) – (SOURCE) \rightarrow	SUB Dn,(ea)	ALTERABLE MEMORY
		DESTINATION	SUB (ea),Dn	ALL
SUBA	16,32	(DESTINATION) – (SOURCE) \rightarrow DESTINATION	SUBA (ea),An	ALL
SUBI	8,16,32	(DESTINATION) – IMMEDIATE DATA \rightarrow DESTINATION	SUBI # (data),(ea)	DATA ALTERABLE
SUBQ	8,16,32	(DESTINATION) – IMMEDIATE DATA \rightarrow DESTINATION	SUBQ # (data),(ea)	ALTERABLE
SUBX	8,16,32	(DESTINATION) – (SOURCE) – X \rightarrow DESTINATION	SUBX Dy,Dx SUBX -(Ay), -(Ax)	_

(b)

FIGURE 3.8 Binary arithmetic instructions for the 68000. (a) Add-type; (b) subtract-type. (Courtesy of Motorola, Inc.)

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
СМР	8,16,32	(OPERAND2) - (OPERAND1)	CMP (ea),Dn	ALL
СМРА	16,32	(OPERAND2) - (OPERAND1)	CMPA (ea),An	ALL
CMPI	8,16,32	(OPERAND) – IMMEDIATE DATA	CMPI #(data),(ea)	DATA ALTERABLE
СМРМ	8,16,32	(OPERAND2) - (OPERAND1)	CMPM $(Ay) + (Ax) +$	
TST	8,16,32	(DESTINATION) - 0 (DESTINATION) TESTED → CC	TST (ea)	DATA ALTERABLE

(a)

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
EXT	16,32	(DESTINATION) Sign-EXTENDED \rightarrow DESTINATION	EXT Dn	_
MULS	16	$(SOURCE)^*(DESTINATION) \rightarrow DESTINATION$	MULS (ea),Dn	DATA
MULU	16	(SOURCE)*(DESTINATION) \rightarrow DESTINATION	MULU (ea),Dn	DATA
NEG	8,16,32	$0 - (DESTINATION) \rightarrow DESTINATION$	NEG (ea)	DATA ALTERABLE
NEGX	8,16,32	$0 - (DESTINATION) - X \rightarrow DESTINATION$	NEGX (ea)	DATA ALTERABLE
CLR	8,16,32	$0 \rightarrow \text{DESTINATION}$	CLR (ea)	DATA ALTERABLE
DIVS	16	$(DESTINATION) \div (SOURCE) \rightarrow DESTINATION$	DIVS (ea),Dn	DATA
DIVU	16	(DESTINATION) ÷ (SOURCE) → DESTINATION	DIVU (ea),Dn	DATA

(b)

FIGURE 3.9 (a) Compare-type instructions for the 68000; (b) multiply, divide, and sign-related instructions. (Courtesy of Motorola, Inc.)

58

	X and C are 0, since there is no normal over the result is 1 and the result is nonzero. A Z = 0. The V flag is set since there is an ow beyond \$7F. It is as if two positive numb and \$78) and a negative result (\$E7) obtain operations. ⁷ X N Z V C (after) = 0 1 0 1 0	rflow. The MSB of s such, $N = 1$ and verflow of the result ers are added (\$6F ed in signed binary
BA.W A0,A1	Subtract the word operand in A0 from th	e word operand in
	A1, with the result in A1. All 32 bits of	the destination are
	affected. The source word is sign extended	to 32 bits.
	Contents of A1	\$0034FE78
	Sign-extended word from A0	\$000076F2
	Result of subtraction in A1*	\$00348786
	A1 (before) \$0034FE78	
	A1 (after) \$00348786	
	Elage are not affected since the destinctiv	an cash is an ad

dress register.

*In subtraction operations, the source subtrahend is converted into the twos-complement form and added to the destination minuend.

Compare Instructions There are five variations of the compare instruction, as indicated in Figure 3.9(a). The source operand is subtracted from the destination operand. The result is not stored, but is used to set or reset the flag bits in the condition code register (user byte of the SR). The processor uses this information to make decisions and control the program flow. The objective of the compare operation is to learn whether an operand has reached a particular value. The source and the destination operands (also called operand 1 and operand 2) are not affected in compare-type operations. Examples follow using the initial values of Figure 3.6.

CMP.W D1,D0

SU

Compare the word in D1 with the word in D0 and set or reset the flags accordingly. (The word in D1 is subtracted from the word in D0. The result is not stored; D0 and D1 are not affected, but the flags change.)

Word operand in D0 \$ 0 6 7 8
Word operand in D1 $$ E F 0 0$
Result of the subtraction = $\frac{\$ 1 7 7 \$}{1 7 7 \$}$
(borrow generated)
D0 (before) \$ 1 2 3 4 0 6 7 8
D1 (before) \$ A B C D E F 0 0
D0 (after) \$ 1 2 3 4 0 6 7 8
D1 (after) \$ A B C D E F 0 0
X is not affected, but C is affected. Borrow is generated and
C = 1. Nonzero positive result (MSB = 0). As such, $N = 0$
and $Z = 0$. There is no signed overflow and $V = 0$.

X N Z V C (after) = 0 0 0 0 1

TST.B \$0007(A1)

Test the destination operand and set or reset the flags accordingly. The tested operand is not affected. The ARI with displacement addressing mode is used for the destination <ea>. Contents of A1 \$ 0 0 3 4 F E 7 8Sign-extended displacement \$ 0 0 0 0 0 0 0 7Destination <ea> = \$ 0 0 3 4 F E 7 FByte operand from \$ 0034FE7F = \$ 00. X is not affected, C = 0, and V = 0 (since there is no overflow in the test operation). The tested destination is positive (MSB = 0) and has a value

of zero. As such, N = 0 and Z = 1.

X N Z V C (after) = 0 0 1 0 0

The TST (test) instruction is very useful in testing the operand and providing the condition code information without modifying the tested operand.

Multiply, Divide, and Sign-related Instructions These instructions are presented in Figure 3.9(b). The EXT instruction sign extends a byte to a word (EXT.W) or a word to a long word (EXT.L). The objective of this instruction is to increase the size of the operand without changing its arithmetic value. Some instructions (ADD, SUB, for example) require that both operands be of the same size for computations. The EXT instruction is used in such instances. Notice that the operand should be contained in one of the data registers Dn.

The NEG instruction negates the operand. It subtracts the destination operand from \$0 and puts the result back in the destination location. In effect, it performs a twos-complement operation on the operand. The NEGX instruction includes the X flag in the computation. Data-alterable addressing modes are allowed for NEG and NEGX instructions. Examples follow using the initial values of Figure 3.6.

EXT.L DI	Sign extend the word operand in D1 to a long word. The word oper- and in D1 = $EF 0 0$. The MSB = 1 (since MSD $E = 1 1 1 0$) and the operand is considered negative. This MSB is replicated to all the higher bits in the D1 register." D1 (before) $ABCDEF00$ D1 (after) $FFFFEF00$ D1 (after) $FFFFEF00$
	increased to a long word. X is not affected, $C = 0$, and $V = 0$. The resulting operand is negative (MSB = 1) and nonzero. As such, N = 1 and Z = 0. X N Z V C (after) = 0 1 0 0 0
NEG.B D2	Negate the byte operand in D2. Subtract the byte operand in D2 from \$00 and put the result back in D2. Value to be subtracted from $0 0$ Byte operand in D2 $0 4$ Subtracted (negated) result = FC (borrow generated)

D2 (before) \$ 0 0 0 0 0 0 0 4D2 (after) \$ 0 0 0 0 0 0 F CAll the flags are affected. Borrow is generated: C = 1 and X = 1. The resulting operand (\$FC) is negative (MSB = 1) and nonzero. As such, N = 1 and Z = 0. Signed overflow is not generated and V = 0. X N Z V C (after) = 1 1 0 0 1

The MULS and MULU are the signed and the unsigned multiply instructions, respectively. In the signed operations, the operands are considered to be signed binary integers. On the other hand, in the unsigned operations, the operands are considered to be unsigned binary integers. Similarly, the DIVS and DIVU are the signed and unsigned division operations, respectively. In the multiply and divide operations, the destination is always a data register Dn. In the multiply operations, the 16-bit source operand (S16) and the lower 16 bits of the destination Dn (D16) are multiplied, and the 32-bit product is transferred to the 32-bit destination Dn register (D32). Examples follow using the initial values of Figure 3.6.

MULU D2,D3	Multiply the word operands fr sult in D3. The operands are	om D2 and D2 unsigned.	3, with the 32-bit re-	
	Multiplicand in D2 (before)	\$00000	004	
	Multiplier in D3 (before)	\$00000	008	
	D2 (after)	\$00000	004	
	Product in D3 (after)	\$00000	020	
	$4 \times 8 = 20 = 32$ decimal	value. Only t	the N and Z flags are	
	affected. X is unaffected. C =	affected. X is unaffected. $C = 0$ and $V = 0$. The result is posi-		
	tive (MSB $=$ 0) and is nonzer	ro. As such, N	V = 0 and $Z = 0$.	
	X N Z V C (after) = \$000	0 0		
MULS #\$2,D1	Multiply the signed 16-bit ope	rand from D1	and the source oper-	
	and (\$0002), with the 32-bit signed result in D1.			
	Multiplicand word in D1 (bef	ore) \$	E F 0 0	
	Multiplier source operand	\$	0 0 0 2	
	Sign-extended product* =	\$FF	FFDE00	

*\$EF00 \times \$0002 results in hex string \$1DE00. Sign extending the MSB = 1 to the higher bits results in the sign-extended product \$FFFFDE00.

In the division operations, the dividend is contained in a 32-bit destination data register Dn. The divisor is the 16-bit source operand, specified by one of the data-type addressing modes. The dividend is divided by the divisor. The 16-bit quotient and the 16-bit remainder are placed in the destination data register, as shown:

Ouotient Remainder

An example follows.

DIVU D2,D3	Divide the 32-bit dividend in the D3 destination register by the 16-
	bit divisor in the source D2 register. Place the results as shown in
	the preceding diagram. The operands are unsigned.
	32-bit dividend operand in D3 (before) = 0000008
	16-bit divisor operand in D2 (before) = $\frac{0004}{0004}$
	Upon dividing, the 16-bit quotient = $\$ 0 0 0 2$
	the 16-bit remainder = $\$ 0 0 0 0$
	D3 (after) \$ 0 0 0 0 0 0 2
	The N, Z, and V flags are affected. X is unaffected and $C = 0$.
	The quotient is positive (MSB = 0) and nonzero. As such, $N = 0$
	and $Z = 0$. There is no division overflow and $V = 0$.
	X N Z V C (after) = 0 0 0 0 0
	Note: If the divisor is zero, the zero divide exception occurs.

BCD (Binary Coded Decimal) Instructions

The three BCD instructions are presented in Figure 3.10. The operand size is byte. The X flag is always involved in the computations. The ABCD (add BCD) and the \$SBCD (subtract BCD) instructions use only the data register direct (Dn) or the ARI with predecrement (-(An)) addressing modes for both the source and the destination operands. This provides an easy and reliable access to the operands in a low-to-high value sequence, which is required for BCD arithmetic. The NBCD (negate BCD) is similar to the binary NEGX instruction. All the data-alterable addressing modes are allowed for the NBCD instruction. Only the X, Z and C flags are affected for the BCD instructions.⁸ An example follows using the initial values of Figure 3.6.

Instruction	Operand Syntax	Operand Size	Operation
ABCD	Dn, Dn -(An), -(An)	8 8	Source ₁₀ + Destination ₁₀ + $X \rightarrow$ Destination
NBCD	(ea)	8	$0 - Destination_{10} - X - \rightarrow Destination$
SBCD	Dn, Dn -(An), -(An)	8 8	Destination ₁₀ - Source ₁₀ - $X \rightarrow$ Destination

FIGURE 3.10 BCD instructions.

ABCD D0,D3

Add the BCD byte operand in D0 to the BCD byte operand in D3, with the result in D3. Source BCD byte in D0 (before) 7 8

Destination	RCD	byte	in D	3 (before)	0	8
esult of th	e BC	D add	lition		 8	6

D0 (before) $1\ 2\ 3\ 4\ 0\ 6\ 7\ 8$ D3 (before) $0\ 0\ 0\ 0\ 0\ 0\ 0\ 8$ D0 (after) $1\ 2\ 3\ 4\ 0\ 6\ 7\ 8$ D3 (after) $0\ 0\ 0\ 0\ 0\ 0\ 8\ 6$ There is no overflow and the result is nonzero. As such,X N Z V C (after) $=\ 0\ 0\ 0\ 0\ 0$

In BCD operations, the operands are expected to be of the BCD type. Any other data type generates an error condition known as the illegal instruction exception.

We will now present an example problem to review the binary and BCD arithmetic operations.

Example 3.3 Binary and BCD operations using the 68000.

In a digital signal processing application, the following software is written as a subroutine:

ADD.W #\$0004,D0 ;add immediate data \$4 to the word in D0 MULS D2,D0 ;multiply words in D2 and D0 with result in D0 SUBQ.L #\$08,D0 ;subtract quick data 8 from long word in D0 DIVU D1,D0 ;divide long word in D0 with word in D1 RTS ;return from subroutine

Consider the initial values

- 1. What are the values of the affected registers and the SR at the end of the subroutine?
- 2. If [SUBQ.L #\$08,D0] is changed to [SUBQ.L #\$80,D0], will the software be functional? Why or why not?

Solution

1. Results of the software: After the addition, the destination register D0 = \$1234067C. Signed multiplication of words in D2 (= \$0004) and D0 (= \$067C) results in a 32-bit product in D0 (= \$000019F0), as shown:

Overflow gener	ate	d
(see note)		113
\$ Multiplicand	=	067C
\$ Multiplier	=	0004
Sign-extended 32-bit product	=	\$000019F0

Note: C = 12 decimal; $4 \times C = 4 \times 12 = 48$, which is equal to \$30. Digit \$3 is the hex overflow to the next hex position. The hex multiplication proceeds in this fashion.

After the subtraction, the destination register D0 = \$000019E8. Unsigned division of the dividend in D0 (= \$000019E8) by the divisor in D1 (= \$0006) is as shown, using the hex-to-decimal and decimal-to-hex conversions. (\$E = 14.)

Dividend $000019E8 = (1 \times 16^3) + (9 \times 16^2) + (14 \times 16) + 8 = 6632$

Divisor 0006 = 6. The decimal division results in

$$\frac{5632}{6} = 1105$$
 quotient, with 2 as a remainder

Converting the decimal quotient 1105 into hex, we obtain

Quotient $1105 = (4 \times 16^2) + (5 \times 16) + 1 = 451

Remainder 2 =\$2.

The remainder and the quotient are put into the destination D0 as the higher and lower words, and D0 = 00020451. The quotient (0451) is positive and nonzero and there is no division overflow. As such, the flag bits N = 0, Z = 0, and V = 0. The X flag is unaffected and the C flag is reset to zero.

The RTS instruction causes the processor to return to the calling program. The flag register is unaffected by the RTS and contains the information relating to the instruction before the RTS.

The final results are

$$D0 = \$ 0 0 0 2 0 4 5 1$$

SR = \$ 0 4 0 0

2. SUBQ.L #\$80,D0: The software will not be functional. The source operand #\$80 is beyond the allowed value (= \$08) for the SUBQ instruction. An error condition will be generated.

Large numeric strings of data are also easily handled by the 68000 processor. The numeric string of data resides in the memory. The processor obtains the appropriately sized data from the numeric string in the memory, performs the required operations, and stores the result in the memory. We will deal with these operations when we discuss software designs; they are known as the **multiprecision arithmetic operations**.

3.3 LOGICAL AND BIT-MANIPULATION INSTRUCTION GROUPS

The logical instructions perform the logic, shift, and rotate operations. The bitmanipulation instructions deal with the individual bits of the operands. These two groups provide the 68000 with additional data processing and control capability.

Logic, Shift, and Rotate Instructions

The basic logic instructions are presented in Figure 3.11. They are the AND, OR, EOR (exclusive OR), and the NOT instructions. They operate on the byte, word, and long-word operands. Consider the two forms of the AND instruction:

AND Dn, <ea> AND <ea>,Dn

Either the source or the destination operand has to be in one of the data registers. If the source operand is in a data register, the destination $\langle ea \rangle$ is of the memory-alterable type. If the destination operand is in a data register, the source $\langle ea \rangle$ is of the data type. In the other variation of the AND instruction:

ANDI # <data>,<ea>

the source operand is the immediate data and the destination $\langle ea \rangle$ is of the dataalterable type. In all of these cases, the processor performs the AND operation between the corresponding bits of the source and the destination operands, with the result in the destination. If the destination $\langle ea \rangle$ is the SR, then it is a privileged instruction. The logic instructions affect only the N and Z flags. The N flag is set to 1 if the MSB of the result is 1 (negative number). The Z flag is set to 1 if the result is 0. There is no overflow in the logical operations; as such, the C and the V flags are always reset to 0. The X flag is not affected. However, if the operand is either the SR (status register) or the CCR (condition code register), all five flag bits are affected. The OR and the EOR instructions follow the same structure as the AND, but they perform the OR and the exclusive OR operations between the corresponding bits of the source and the destination operands, with the result in the destination. The NOT instruction performs logical inversion (ones-complement form) of the operand. The operand is specified by the dataalterable type addressing modes.

The shift and rotate instructions are presented in Figure 3.12. They are the ASL and ASR (arithmetic shift left and right), LSL and LSR (logical shift left and right), ROL and ROR (rotate left and right), and ROXL and ROXR (rotate left and right through the X flag). Consider the three forms of the ASL instruction:

ASL Dx,Dy ASL #<data>,Dy ASL <ea>

The first two forms operate on byte, word, or long-word data operands. The destination operand is in one of the data registers. The destination operand is shifted left the number of times specified by the source operand. The shifted-out MSB goes into the C and X flag bits and 0 is shifted into the LSB for each shift operation. When the source operand is a data register, it can specify a shift number up to 64 (modulo 64). However, a shift count of 32 is sufficient to completely shift zeros into the register. When the source operand is a data element, the shift count is limited to 8. When an operand is shifted left

Allowable Effective Address Modes	ALTERABLE MEMORY	DATA	DATA ALTERABLE OR CCR OR *STATUS REGISTER	DATA ALTERABLE	DATA ALTERABLE OR CCR OR *STATUS REGISTER	DATA ALTERABLE	ALTERABLE MEMORY	DATA	DATA ALTERABLE OR CCR OR *STATUS REGISTER
Notation	AND Dn./ea/	AND (ea),Dn	ANDI # (data),(ca)	EOR Dn, (ea)	EORI # (data),(ca)	NOT (ca)	OR Dn,(ca)	OR (ea),Dn	ORI # (data),(ca)
Operation	(SOURCE) \land (DESTINATION) \rightarrow DESTINATION		IMMEDIATE DATA ∧ (DESTINATION) →DESTINATION	$(SOURCE) \oplus (DESTINATION) \rightarrow DESTINATION$	IMMEDIATE DATA ⊕ (DESTINATION) →DESTINATION	(<u>DESTINATION</u>) →DESTINATION	(SOURCE) \/ (DESTINATION) →		IMMEDIATE DATA ∨ (DESTINATION) →DESTINATION
Operand Size	8,16,32		8,16,32	8,16,32	8,16,32	8,16,32	8,16,32		8,16,32
Instruction	AND		, ANDI	EOR	EORI	NOT	OR		ORI

FIGURE 3.11 The 68000 logic group of instructions. (Courtesy of Motorola, Inc.)

JCTION	OPERAND SIZE		OPERATION	NOTATION	ALLOWABLE EFFECTIVE ADDRESS MODES
	8. 16. 32	ASL	C	ASd Dx, Dy	
	16			ASd, # <data>, Dy</data>	I
		ASR		ASd < ca >	MEMORY ALTERABLE
		LSL		LSd Dx, Dy	
	• • • • • • • • • • • • • • • • • • •	40 F		LSd, # <data>, Dy</data>	1
		T		LSd < ca >	MEMORY ALTERABLE
		ROL	C	ROd Dx, Dy	-
		ROR	OPERAND TO C	ROd #≺data>, Dy	-
				ROd < ca >	MEMORY ALTERABLE
		ROXL	C	ROXd Dx, Dy	
		ROXR	OPERAND TO C	ROXd # <data>, Dy</data>	1
	0			ROXd <ea></ea>	MEMORY ALTERABLE

FIGURE 3.12 The 68000 shift and rotate instructions. (Courtesy of Motorola, Inc.)

once, it amounts to multiplying the operand by 2. Thus, shifting left by 8 positions amounts to multiplying by $256: 2^8 = 256$.

For the third form of the ASL instruction, the operand is in memory and is specified by the memory-alterable addressing modes. The operand size is a word and is shifted once to the left.

The ASR instruction is similar to the ASL, but shifts the operand in the right direction. The MSB is shifted back into itself to preserve the sign bit of the operand. The shifted-out LSB goes into the C and X bits.

In the arithmetic shift operations, the value and the sign bit of the operand can change. Furthermore, overflow can occur. As such, all five flags are affected.

The LSL and the LSR instructions are similar to the ASL and the ASR instructions. However, in case of the LSR instruction, 0 is shifted into the MSB of the operand and the LSB is shifted out for each shift. This amounts to dividing the operand by 2.

In case of the ROL instruction, the destination operand is rotated left the number of times specified by the source operand. The MSB goes into the C flag and into the LSB position, as shown in Figure 3.12. The ROR instruction is similar to the ROL, but rotates the operand in the right direction. The ROXL and the ROXR instructions are similar to the ROL and ROR instructions, but the former pair rotate the operands through the X flag.

In the logical shift operations (LSL and LSR), and in the rotate operations through the X flag (ROXL and ROXR), the signed overflow concept is not required. As such, the V flag is reset to 0 and the other four flags are affected. In the normal rotate operations (ROL and ROR), the X flag is not affected and the V flag is reset to 0. Only the other three flags are affected.

The following example problem provides a review of the logical operations.

Example 3.4 Logical operations.

The initial values of the registers and the operands are as follows:

 $D0 = $12340678 D2 = $00000004 \\ A1 = $0034FE78 XNZVC = 00000$

Use the same initial conditions each time. Show the results of the following operations:1. ANDI.B #\$F0,D02. ORI.B #\$F0,D03. EORI.B #\$F0,D0

4. NOT.B DU	5. ASL.B #\$2,D0	6. ASR.B #\$2,D0
7. ROL.B #\$2,D0	8. ROXR.B #\$2,D0	9. ORI.B #\$1F,CCR

Solution

Destination byte operand in D0 = \$78 = 011111000Source operand = \$F0 = 11110000 1. ANDI.B #\$F0,D0: If both the source and destination bits are 1, the result bit is 1:

2. ORI.B #\$F0,D0: If any of the source or destination bits is 1, the result bit is 1:

 $Result = 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0$ Nonzero result and MSB = 1 X N Z V C = 0 1 0 0 0

3. EORI.B #\$F0,D0: If either the source or the destination bit is 1, but not both, the result bit is 1:

Result = $1\ 0\ 0\ 1\ 0\ 0$ Nonzero result and MSB = 1 X N Z V C = $0\ 1\ 0\ 0$

4. NOT.B D0: The operand bits are inverted:

 $Result = 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1$ Nonzero result and MSB = 1 X N Z V C = 0 1 0 0 0

5. ASL.B #\$2,D0: The operand is shifted left twice:

 $\begin{aligned} \text{Result} &= 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \\ \text{Nonzero result and MSB} &= 1 & X \ N \ Z \ V \ C &= & 1 \ 1 \ 0 \ 1 \ 1 \\ \text{Last MSB shifted out} &= 1: \ (C \ \text{and} \ X &= 1) \\ \text{Sign (MSB) changed at least once: } (V &= 1) \end{aligned}$

6. ASR.B #\$2,D0: The operand is shifted right twice:

 $\begin{aligned} \text{Result} &= 0\ 0\ 0\ 1\ 1\ 1\ 1\ 0\\ \text{Nonzero result and MSB} &= 0 \qquad \text{X N Z V C} = \qquad 0\ 0\ 0\ 0\ 0 0\\ \text{Last LSB shifted out} &= 0:\ (\text{C and X} = 0)\\ \text{Sign (MSB) did not change:}\ (\text{V} = 0) \end{aligned}$

7. ROL.B #\$2,D0: The operand is rotated left twice:

 Result = 1 1 1 0 0 0 0 1

 Nonzero result and MSB = 1
 X N Z V C =
 0 1 0 0 1

 Last MSB rotated = 1: (C = 1)
 (C = 1) (C = 1)

8. ROXR.B #\$2,D0: The operand is rotated right twice through X:

 $Result = 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0$ Nonzero result and MSB = 0 X N Z V C = 0 0 0 0 0 Last LSB rotated = 0: (C and X = 0)

Note: In each of the preceding cases, the result is put back in the byte position in the D0 destination register.

9. ORI.B #\$1F,CCR: The OR immediate operand \$1F = 00011111 with the CCR:

 Result
 $0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1$

 All five flags are set
 X N Z V C
 $1 \ 1 \ 1 \ 1 \ 1$

The AND operation forces a 0 value to the selected bits in an operand. This is called **masking.** The OR operation forces a 1 value to the selected bits in an operand. The EXOR operation selectively inverts and checks the bits in an operand.

Shift and rotate operations are suitable in data processing and logical data manipulation applications. In all cases, the operand is a complete data element. In several instances, bit-level data manipulation is required.⁹

The MC68000 has bit-manipulation instructions with which to handle bit-level operations more efficiently. We will now discuss these instructions.

Bit-Manipulation Instructions

The bit-manipulation group of instructions are presented in Figure 3.13. They are the BCHG (bit change), BCLR (bit clear), BSET (bit set), and BTST (bit test) instructions. In each case, the source operand specifies the bit number in a destination operand.¹⁰

With all four instructions, the specified bit is first tested and the Z flag is set or reset accordingly (Z = 1 if the tested bit is 0, and vice versa). This helps the programmer to identify the bit condition before any further bit manipulation. Only the Z flag bit is affected in this group.

The BCHG instruction changes the logic value of the tested bit from 0 to 1, or vice versa. The BCLR instruction clears the specified bit. The BSET instruction sets the specified bit. The BTST instruction tests only the specified bit.

If the destination is a data register, then any of the 32 bits can be manipulated (modulo 32), as specified by the source operand. On the other hand, if the destination is a memory location, then the bit operations are restricted to 8 bits (or a byte). The destination $\langle ea \rangle$ can be specified by the data-alterable addressing modes. The source operand can either be a data register or an immediate data element. The word-sized operands are not supported in this group of instructions. In control and I/O type of applications, bit-manipulation operations are very common.

The following example will help to clarify the bit-manipulation instructions.

Instruction	Operand Size*	Operation	Notation	Allowable Effective Address Modes
		\sim (bit number OF Destination) \rightarrow Z	BCHG Dn (ea)	
		\sim (bit number OF Destination) \rightarrow bit number OF		DATA
BCHG	8,32	Destination	BCHG # (data),(ea)	ALTERABLE
		\sim (bit number OF Destination) \rightarrow Z	BCLR Dn,(ea)	
BCLR	8,32	$0 \rightarrow \text{bit number OF}$ Destination	BCLR # (data),(ea)	DATA ALTERABLE
		~(bit number OF Destination)	BSET Dn,(ea)	
BSET	8,32	\rightarrow Z: 1 \rightarrow bit number OF Destination	BSET # (data),(ea)	DATA ALTERABLE
			BTST (Dn), (ea)	DATA
BTST	8,32	$\sim \text{(bit number OF} \qquad \text{(for all constraints)} \rightarrow Z$	BTST # (data),(ea)	(EXCLUDING IMMEDIATE)

*1. For memory operation, the data size is byte.

2. For data register operation, the data size is long word.

FIGURE 3.13 The 68000 bit-manipulation instructions. (Courtesy of Motorola, Inc.)

Example 3.5 Bit manipulations.

The initial conditions of the registers and the operands are as follows:

D0 = \$ 1 2 3 4 0 6 7 8 D1 = \$ A B C D E F 0 0 X N Z V C = 0 0 0 0 0

It is required to test bit 0, set bit 4, clear bit 6, and change bit 31 of the operand contained in the D0 register, in the sequence stated.

- 1. Write a series of bit-manipulation instructions to perform this task.
- 2. What are the contents of the D0 register and the flags after the task has been completed?
- **3.** If bit-manipulation instructions are not available, what alternate software approach may be used to accomplish the task?

Solution

1. Bit-manipulation instructions: Figure 3.14(a) shows the binary (bit) representation in the D0 register. Figure 3.14(b) shows a series of four bit-manipulation instructions to accomplish the task. In all of these operations only the Z flag is affected as indicated. The BTST instruction tests bit 0 of the D0 register, which is a zero. As such, the Z flag is set to 1. The BSET instruction tests bit 2, which is a zero, sets the Z flag to 1, and finally sets the tested bit to 1. The BCLR instruction tests bit 6, which is a one, resets the Z flag to 0 (since the tested bit is 1), and finally clears the tested bit to 0.

The BCHG instruction tests bit 31, which is a zero; sets the Z flag to 1; and inverts the tested bit to 1. Thus, at the end of the instruction sequence, the D0 register contains:

 $b31-b28 = 1 \ 0 \ 0 \ 1 = \9 $b27-b8 \ (no \ change) = \23406 $b7-b0 = 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 = \34

2. Contents of D0 and the flags: The final results are

D0 = \$ 9 2 3 4 0 6 3 4 X N Z V C = 0 0 1 0 0

DO = \$ 1	2	3	4	0		6			7			;	8	
0 0 0 1.	• • • • • •	• • • • •		• • •		• • •	· 0	1	1	1	1	0	0	0
b b b b 31 30 29 28							b 7	b 6	b 5	b 4	b 3	b 2	b 1	b 0
		(a)												
Instruction	D0 (b7 b	0)												
	b7 b6 b5 b	4 b3 b2 b1	b0	XN	Z	V C								
	0 1 1 1	1 0 0	0	0 0	0	0 0								
BTST.L #\$00,D0	b0 tested and	is a O			1									
BSET.L #\$2,D0	b2 tested and	set to 1			1									
BCLR.L #\$6,D0	b6 tested and	cleared to 0			0									
BCHG.L #\$1F,D0	b31 tested an	d inverted to	1		1									
		(b)												

FIGURE 3.14 (a) Binary representation for the data in D0 and (b) sequence of instructions (for Example 3.5).

3. Alternate software: Logic and compare instructions must be used, involving an additional sequence of instructions.

In addition to data movement, arithmetic, logical, and bit-manipulation instructions, program and system control instructions are required for implementing software programs using the 68000. We will now discuss these instructions.

3.4 PROGRAM AND SYSTEM CONTROL INSTRUCTION GROUPS

In programming applications, it is often necessary to change the program flow conditionally or unconditionally. It is also occasionally required to stop the processor until an external event such as an interrupt occurs. In addition, it may be necessary to reset the system I/O resources under software control. The 68000 processor has appropriate program and system control instructions to support these actions.¹¹

Program Control Instructions

The general program and system control instructions are presented in Figure 3.15. These instructions, all of which support program flow, are classified into three types as follows:

1.	branch type:	Bcc: Branch on condition
		BRA: Unconditional branch
		BSR: Branch to subroutine
2.	jump type:	JMP: Unconditional jump
		JSR: Jump to subroutine
3.	return type:	RTE: Return from exception
		RTR: Return and restore
		RTS: Return from subroutine

Branch-Type Instructions These instructions refer to an effective address $\langle ea \rangle$, where the next instruction is available. The $\langle ea \rangle$ is specified by the program counter relative addressing mode (d(PC)). The displacement is specified as a part of the instruction. If the displacement is 8 bits (d8), it is a short branch operation with a 256-byte range (-128 to +127). If the displacement is 16 bits (d16), it is a long branch operation with a 64-kilobyte range (-32 to +32 kilobytes). The displacement is added to the contents of the program counter (PC) to obtain the effective address. (Recall that the PC is incremented by two after fetching the op.word; this value should be used in the computation of the $\langle ea \rangle$ in all branch operations.)

Conditional branch instructions (Bcc) may or may not perform a desired function, depending on the current value of the processor's condition codes (or flags). Branching occurs if the specified condition is met, causing a change in the program

Instruction	Operand Size	Operation	Notation	Allowable Effective Address Modes
Bcc	8,16	If cc then PC + $d \rightarrow$ PC; else proceed	Bcc(label)	PC REL
BRA	8,16	$PC + d \rightarrow PC$	BRA (label)	PC REL
BSR	8,16	$PC \rightarrow -(SP); PC + d \rightarrow PC$ BSR (label)		PC REL
JMP	_	DESTINATION \rightarrow PC	JMP (ea)	CONTROL
JSR		$PC \rightarrow -(SP); DESTINATION \rightarrow PC$	JSR (ea)	CONTROL
NOP	_	$PC + 2 \rightarrow PC$	NOP	
*RESET	_	RESET EXTERNAL DEVICES	RESET	
*RTE		$(SP) + \rightarrow SR;(SP) + \rightarrow PC$	RTE	
RTR	_	$(SP) + \rightarrow CC; (SP) + \rightarrow PC$	RTR	
RTS	_	$(SP) + \rightarrow PC$ RTS		
*STOP	16IMMEDIATE DATA \rightarrow SR; STOP PROGRAM EXECUTIONSTOP #(data)		_	

*Privileged

Instruction	Operand Size	Operation	Notation
TRAP	_	PC→ $-(SSP)$; SR→ $-(SSP)$; (VECTOR)→PC	TRAP #(\$0-\$F)
TRAPV		If V then TRAP; else proceed	TRAPV

FIGURE 3.15 Program control instructions for the 68000. (Courtesy of Motorola, Inc.)

flow. Otherwise, the program flow remains unchanged, and the program continues with the next sequential instruction. The different forms of the Bcc instruction are indicated in Figure 3.16.

The BRA instruction causes an unconditional branch to the specified effective address. The BSR instruction stores the PC on the stack and branches to the specified subFIGURE 3.16 Conditional branch instructions for the 68000. (Courtesy of Motorola, Inc.)

CC	carry clear	0100	С
CS	carry set	0101	С
EQ	equal	0111	Z
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$
GT	greater than	1110	$N \cdot V \cdot \overline{Z} + \overline{N} \cdot \overline{V} \cdot \overline{Z}$
HI	high	0010	Ē·Ī
LE	less or equal	1111	$Z + N \cdot \overline{V} + \overline{N} \cdot V$

LS low or same LT less than MI minus NE not equal PL plus VC overflow clear VS overflow set	0011 1101 1011 0110 1010 1000 1001	$C + Z N \cdot \overline{V} + \overline{N} \cdot V N \overline{Z} \overline{N} \overline{V} V$
---	--	--

routine. The branch instructions generate relocatable code, since they belong to the PC relative addressing mode. Three examples of branch-type instructions follow.

PC	Instruction				
\$001000	BRA \$0200(PC	Unconditional branch to the <ea>. The <ea> computa- tion is as follows: PC value* = $\\$ 0 0 1 0 0 2$ 16-bit signed displacement = $\\$ 0 2 0 0$ <ea> = $\\$ 0 0 1 2 0 2$ *PC advances by two after fetching the op.word for the BRA instruction, thus pointing to $\\$001002$. The <ea> is loaded into the PC. PC (before) $\\$ 0 0 1 0 0 2$ PC (after) $\\$ 0 0 1 2 0 2$ The processor branches to $\\$001202$ and executes the pro- gram starting at that location. This is a long branch, since</ea></ea></ea></ea>			
PC	Instruction				
\$001316	BSR \$F0(PC)	Branch to the subroutine at the <ea>. The <ea> computa- tion is as follows: Incremented PC value = \$ 0 0 1 3 1 8 8-bit signed displacement = <u>\$ F F F F F 0</u> (twos-complement form)* <ea> = \$ 0 0 1 3 0 8</ea></ea></ea>			

The original PC value (= 001318) is stored on the stack and the $\langle ea \rangle$ (= 001308) is loaded into the PC. The processor branches to the subroutine at 001308. This is a short branch, since the displacement is 8 bits.

*\$F0 in twos-complement form is a negative number (= -\$10). The displacement is a negative value.

PC Instruction

\$001362 BNE \$06(PC) Branch, if not equal to zero, to the <ea>. This is a conditional branch instruction. If the operand from the previous operation is not equal to 0, the program branches to <ea>; otherwise it proceeds to the next sequential instruction.
<ea> = PC value + displacement
= \$001364 + \$06 = \$00136A

Some assemblers support explicit extensions to distinguish between short and long branches and jumps. We will discuss these features in the next chapter when we deal with assemblers and assembly programming techniques.

Jump-Type Instructions The JMP (jump) and the JSR (jump to subroutine) instructions are similar to the BRA and BSR instructions. However, in the case of the JMP and JSR, the $\langle ea \rangle$ can be specified by any one of the control addressing modes as well as by the PC relative modes.

Return-Type Instructions The RTE (return from exception) is the last instruction to be used in an exception service routine. It restores the registers (PC, SR) that were stored on the stack when the exception occurred, and returns to the program that was being executed at the time of the exception. RTE is a privileged instruction. RTR (return and restore) is similar to RTE, but RTR restores only the user byte (or the CCR) from the stack rather than the complete SR.

The RTS (return from subroutine) is the last instruction to be used in any subroutine service routines. It restores the PC that was stored on the stack when the subroutine call was made and returns to the calling program.

System Control Instructions

These instructions control and coordinate system operation. The RESET instruction generates a reset pulse on the reset pin of the processor. In system control applications, this pulse is used to reset the I/O and the peripheral devices. The STOP instruction initializes the status register with the specified data element and stops the processor operation. The processor resumes its operation when a hardware interrupt or reset occurs. The RESET and the STOP instructions are privileged.

The NOP (no operation) instruction does not perform any task; rather, it advances the PC to the next instruction location. Software engineers and programmers use NOP instructions to fill sections of the program memory for short delays and for later replacement by active instructions. The ILLEGAL instruction corresponds to an op.word \$4AFC. It causes an illegal instruction error exception. This exception simulates the illegal error condition in the development of the operating system software.

The following example problem provides a review of the program and system control group of instructions.

Example 3.6 Program and system control instructions.

Figure 3.17 illustrates 68000-based software in an industrial application. The system is in the supervisor mode and the SR contains \$2400 initially (all the flags are zero).

- 1. What does the main program accomplish?
- 2. What does the subroutine accomplish?

Solution

- 1. Main program: It initializes D0 with a data word \$0008 and calls a subroutine at \$00001030. After the program returns from the subroutine, it generates a reset pulse and stops the processor. When an external event such as an interrupt occurs, the program advances to the JMP instruction, which makes the program jump back to \$00001000 (start).
- 2. Subroutine: This is a delay loop. It decrements the word in D0 by 1. If D0 is not decremented to 0, the BNE instruction causes the program to branch back to \$00001030, which is the beginning of the delay loop. The loop is terminated when the D0 register is decremented to 0, and the program advances to the RTS instruction. The RTS causes the processor to return to the main program. For the values indicated, the delay loop runs seven times and exits the eighth time.

Main program PC	Instruction	Comment				
\$00001000 \$00001004 \$0000100A \$0000100C \$00001010	MOVE.W #\$0008,D0 JSR \$0001030 RESET STOP #\$2500 JMP \$0001000	;Move data word #\$0008 into D0 ;Jump to subroutine at \$00001030 ;Generate reset pulse ;load \$2500 into SR and Stop ;Jump to \$00001000 (start)				
Subroutine \$00001030 \$00001032 \$00001034 \$00001036	NOP SUBQ.W #\$01,D0 BNE \$FA(PC) RTS	;No operation ;Subtract 1 from DD (decrement DD) ;If not zero, branch to (ea)*** ;return from subroutine				
<pre>(ea) = Signed displacement + advanced PC = \$FFFFFFFA + \$00001036 = \$00001030</pre>						

FIGURE 3.17 Main program and subroutine (for Example 3.6).

In the software of Figure 3.17, we used absolute numbers and hex values to specify displacements and the jump and branch operations. This enabled us to show the details of the program flow at the machine level. This approach can become tedious and inefficient, however, especially if the software contains many loops and conditions. Assembly language programming, in which numbers are represented by symbols, is a better alternative in developing the software. We will learn more about these programming techniques in the following chapter.

In addition to the instruction groups discussed, the 68000 has a special group of instructions to support multiple register transfers, linking and unlinking of the stack, multiple decision schemes and software interrupts (traps). These complex instructions will be discussed in later chapters, after assembly programming concepts are introduced.

The instruction execution time is another important parameter. It specifies the actual time of execution of an instruction including calculation of the $\langle ea \rangle$ and obtaining the operands. We will now present these concepts.

3.5 INSTRUCTION TIMING CONSIDERATIONS

The 68000 is activated by a clock signal (4- to 12-MHz range). Instruction time refers to the time required to execute an instruction without any wait states. The fundamental unit of time is the **processor clock cycle time (T)**. When the 68000 reads the op.word from the program memory, or reads the operands from memory or I/O, it is referred to as the **read bus cycle**. Similarly, when the processor writes the operands into the memory or I/O, it is referred to as the **write bus cycle**. The bus cycle in general may be a read or a write bus cycle.

Read/Write Timing

A typical bus cycle takes four clock cycles (or four **T-states**). The op.word fetch is always a read operation and takes one read bus cycle. Depending upon the instruction, the processor may perform further read operations (to obtain operands) and write operations (to write operands). In case of the 68000 and 68010/12 processors, each bus cycle involves a 16-bit data transfer. In case of the 68008, each bus cycle involves an 8-bit data transfer (due to an 8-bit data bus). The instruction timing is specified in terms of the total number of T-states and the associated read/write bus cycles.

Instruction Timing Computation

Consider the T(R/W) values shown in Figure 3.18 for the 68000. In case of the MOVE.W D1,D2 instruction; only the op.word needs to be fetched from the external memory, which involves one read operation. The source and the destination operands are within the processor; hence, the instruction does not need any further read or write bus cycles. Thus, the T(R/W) values are 4(1/0). In case of the MOVE.L (A1),(A2) in-

Instruction	<i>T(R/W)</i>	Comment
MOVE.W D1,D2 MOVE.L (A1),(A2)	4(1/0) 20(3/2)	;Move word in D1 into D2 ;Move long word from memory addressed by (A1) into memory addressed by (A2)
MOVE.B -(A3),D6	10(2/0)	;Move byte from memory addressed by predecremented (A3) into DL



struction, the processor has to perform the op.word fetch and two more read operations of the memory to obtain the long-word source operand at the location addressed by the contents of A1. In addition, the processor has to perform two write operations to write the long word at the destination location addressed by the contents of A2. Thus, there are three read and two write bus cycles, corresponding to 20 T-states. The T(R/W) values are 20(3/2).

In case of the MOVE.B -(A3),D6 instruction, the processor has to perform the op.word fetch and one more read operation of the memory to obtain the byte operand from the source <ea>. The source <ea> is the predecremented A3 and involves address computation. The 68000 usually takes two additional T-states to perform the <ea> computation. There is no memory write cycle involved, since the destination operand D6 is within the processor. Thus, the T(R/W) values, including the computation time for the <ea>, are 10(2/0). If the computation time overlaps some other processor activity in the instruction, the additional T-states are not required. (See Appendices B and D for the T(R/W) values for 68000 instructions.)

We will now present an example problem to review instruction timing.

Example 3.7 Instruction timing.

The software of Figure 3.17 is repeated with the T(R/W) values indicated in Figure 3.19.

- 1. Explain the T(R/W) values for the JSR, RESET, BNE, and RTS instructions. (Obtain information from Appendices B and D.)
- 2. If the 68000 is operating at an 8-MHz clock, compute the execution time for the delay subroutine.

Solution

1. JSR \$00001030: The processor fetches the op.word and performs two more read operations to obtain the address operand \$00001030. It stores the PC in the main routine on the stack, which takes two write operations, before going to the subroutine. Thus, the T(R/W) values involve three read and two write bus cycles and 20 T-states. The T(R/W) values = 20(3/2).

T(R/W) & (2/0) 20(3/2) 1/2(1/0) & (2/0) 1/2(3/0)	4 (1/0) 4 (1/0) 10 (2/0) 16 (4/0)
Comment ;Move data word #\$0000 into D0 ;Jump to subroutine at \$00001030 ;Generate reset pulse ;load \$2500 into SR and Stop ;Jump to \$00001000 (start)	<pre>%No operation %Subtract 1 from DD(decrement DD) %If not zero, branch to (ea)* %return from subroutine *T(R/W) branch taken = 1D(Z/D) not taken = 0(1/D)</pre>
Instruction MOVE.W #\$0008,D0 JSR \$00001030 STOP #\$2500 JMP \$00001000	NOP SUBQ.W #\$D1,DD BNE \$FA(PC) RTS
Main program PC \$00001000 \$00001004 \$00001004 \$00001000	<i>Subroutine</i> \$00001032 \$00001032 \$00001034 \$00001036

FIGURE 3.19 Instruction-time and execution-time computation for the 68000 (Example 3.7).

RESET: The processor needs to fetch only the op.word, involving only one read bus cycle. However, the reset pulse is held active for 128 T-states, resulting in T(R/W) values = 132(1/0).

BNE FA(PC): The processor fetches the op.word, computes the $\langle ea \rangle$, and fetches the new op.word at the branched location, if the branch is taken. This involves two read bus cycles and address computation, resulting in T(R/W) values = 10(2/0). If the branch is not taken, the computed $\langle ea \rangle$ has to be recomputed to the original value. Thus, only one op.word fetch and two computations are involved, resulting in T(R/W) values = 8(1/0).

RTS: The processor fetches the op.word, performs two more read operations to obtain the stored PC from the stack, and fetches the new op.word from the new PC location. This involves four read bus cycles, resulting in T(R/W) values = 16(4/0).

2. Execution time: The delay timing loop between the NOP and the BNE instruction runs seven times (refer to Example 3.6) until D0 is decremented to 0. The loop exists the eighth time. The computation of the execution time is as follows:

#	T-states per loop (between NOP and BNE)			
#	T-states per seven loops $= 7 \times 18$	= 126		
#	T-states for the eighth and the last loop			
	(BNE has only eight T-states and RTS has			
	to be included)			
	Total # T-states in the delay subroutine	= 176		

At an 8 MHz clock, each T-state = 1/8 MHz = 0.125 microsecond.

Delay	routine	execution	time	=	#	T-s	states	×	time/state
				=	17	'6 ×	< 0.12	25	
				=	22	mi	icrose	co	nds

The 68008 timing computation is similar, except that the read and write bus cycles transfer a byte of data instead of a word as in the 68000. This makes the 68008 instruction fetch and execution times (for word and long-word operands) twice as long as in the case of the 68000.

3.6 SUMMARY

In this chapter we examined the instruction set of the 68000. It has 56 generic instructions, some of which have several variations. These instructions follow a consistent structure. The same mnemonic representing an instruction can be used with appropriate attributes and extensions to refer to different operand sizes and addressing modes. Some of the instructions for the 68000 are of the single-operand type. In such cases, the specified operand is the destination operand on which the given operation is performed. Other instructions are of the double-operand type in which the first operand is the source operand and the second is the destination operand. The final result is put in the destination.

The 68000 instruction set is subdivided into several groups: data movement, binary and BCD arithmetic, logical and bit-manipulation, program and system control, and special category.

Data movement instructions deal with the physical movement of the data operands. The binary arithmetic instructions deal with the binary arithmetic and data processing. The BCD instructions deal with decimal numbers. The binary operations are faster than the BCD operations. In the multiprecision arithmetic type of operations, the extend (X) flag bit is used to carry the result from the previous operation to the current operation.

The logical instructions deal with logical data manipulation and assist data processing operations. The bit-manipulation instructions deal with bit-level data manipulations, which are very useful in I/O applications in which a single bit must be tested or changed.

The program control instructions deal with conditional and unconditional control of the program flow. These instructions are particularly useful in controlling loops, calling subroutines, branching to specified locations on condition, and branching or jumping to specified locations unconditionally. For conditional transfers, the instruction checks the corresponding flag bits and makes the decision for a transfer.

The system control instructions deal with system functions, such as stopping the processor, resetting the peripherals, and so forth. These instructions are used at the operating system level to control and synchronize system operation. In order to enhance efficiency of the operating system activity, certain instructions dealing with the status register and the stack pointers are classified as privileged instructions. These should only be used in the supervisor mode. To do otherwise results in an error condition causing the processor to go into the supervisor mode.

Instruction timing is a very important parameter. The read or the write bus cycle takes four clock cycles (T-states) without any wait states. The op.word fetch is always a read bus cycle. An instruction may consist of several read and write bus cycles. The execution time of a program is the compounded execution time of the instructions and the program loops.

Assembly language programming, which will be covered in the next chapter, is a better way to develop software than using absolute numbers and hex values.

PROBLEMS

Note: All the problems in this section can be reworked using the 68008 processor to compare its performance with that of the 68000.
- 3.1 Which of the following instructions are valid and which are not valid? Give the reason.
 - (a) MOVEA.L A1,A3
 - (b) MOVE.W (A1),D0
 - (c) MOVE.B -(D2),D3
- 3.2 How many words are each of the following instructions? Give the reason.
 - (a) MOVE.L #\$1234098A,D6
 - (**b**) EXG A2,D4
 - (c) SWAP D3
- 3.3 Write mnemonic instructions for the following:
 - (a) move byte in D0 into memory addressed by A2;
 - (b) move byte in memory addressed by A2 into D3;
 - (c) move long word in memory addressed by A3 into D3;
 - (d) move long word in D3 into memory addressed by A2.
- **3.4** Consolidate (a) and (b) of Problem 3.3 into one instruction, if possible. Is this more efficient? Why or why not?
- **3.5** Consolidate (c) and (d) of Problem 3.3 into one instruction, if possible. Is this more efficient? Why or why not?
- **3.6** Which of the following forms are allowed and which are not allowed for the ADD and SUB instructions? Give the reason.
 - (a) ADDQ.L #\$0F,D4
 - (b) SUBI.L #\$0034567C,A7
 - (c) ADDX.B = (A3), = (A1)
 - (d) SUB.B 0A(PC),D2
- 3.7 How many words are each of the following instructions? Give the reason.
 - (a) ADDX.L -(A2), -(A3)
 - (b) ADD.L \$123C(A1,D1.W),D0
- **3.8** Using the information from Figure 3.4, classify each of the following addressing modes:
 - (a) immediate addressing mode;
 - (b) quick addressing mode;
 - (c) d(PC,Rn);
 - (**d**) An.
- 3.9 Which of the following instructions is likely to generate an error? Why?
 - (a) SUB.W \$1235,D0
 - (b) MOVE.W #\$2400,SR
- **3.10** Indicate the results of the affected registers and memory after each of the following operations using the initial values of Figure 3.6:
 - (a) MOVE.L (A1),(A0)+
 - **(b)** ADDQ.W **#**\$07,D0
 - (c) ADD.W (A1), (A1)
 - (d) SUB.W (A1)+,(A1)+
- 3.11 Repeat Problem 3.10 on condition that the instructions are used in sequence.

- 3.12 The following program is run in sequence:
 - ADDX.W DO,D1 SWAP D1 EXT.L DO ADDX.L D1,DO

Using the initial values of Figure 3.6, indicate the contents of the affected registers at each step of the sequence.

- **3.13** What are the contents of the affected registers and memory after each of the following operations? Use the initial values of Figure 3.6.
 - (a) CMP.L D0,D1
 - **(b)** CMPA.W A0,A1
 - (c) TST.L -(A1)

3.14 In the following program, use the initial values of Figure 3.6:

NEG.W D2 MOVEA.W D2,A2 CMPA.W A2,A1

What are the values of the affected registers, including the status register?

- **3.15** What are the results of the following operations? Use the initial conditions of Figure 3.6. Show the contents of the affected registers and the memory locations.
 - (a) MULU D2,D1
 - (b) MULS D1,D2
 - (c) DIVU D2,D1
 - (d) DIVS D1,D2
- **3.16** Write a sequence of instructions to add long words addressed by (A1) and (A2), with the result in a location addressed by (A3). Use any addressing modes.
- 3.17 Write a sequence of instructions to compute the average of word operands contained in the D0-D5 registers. (*Hint:* you may want to sign extend to long words before the actual addition!)
- **3.18** In a control system application as shown in the following diagram, 16-bit X and Y words are entering the 68000-based system. Registers A0 and A1 point to X and Y words. X is larger than Y and is a positive number. It is required to compute a control word Z, given by

$$Z = 0.25([X - Y]^2)$$

and output to a location addressed by A2. Write the sequence of instructions as a subroutine.



- **3.19** Using the initial values of Figure 3.6, compute the results of the following operations and indicate the contents of the affected registers:
 - (a) AND.B D2,D1
 - (**b**) AND.L D1,D0
 - (c) EOR.W #\$AA55,D1
 - (d) NOT.L (A1)
- 3.20 Repeat Problem 3.19 on condition that the instructions are executed in sequence.
- **3.21** Compute the results of the following operations using the initial values of Figure 3.6 and assuming the operations are executed one at a time.
 - (a) ROL.W D2,D0
 - (**b**) ROR.L #\$4,D0
 - (c) ASL.W #\$2,D2
 - (d) LSL.L D2,D1
- 3.22 Repeat Problem 3.21 on condition that the instructions are executed in sequence.
- **3.23** Compute the results of the following operations using the initial values of Figure 3.6 and assuming the operations are executed in sequence:
 - (a) BCHG.L #\$1E,D0
 - (b) BTST.B #\$3,(A1)
 - (c) BCLR.L D2,D1
 - (**d**) BSET.B #\$4,-(A1)
- **3.24** Write a series of instructions to invert the long-word contents of memory contained between \$0034FE74 and \$0034FE7C. (*Hint:* you may want to use conditional branches.)
- **3.25** Compute the effective address in each of the branch operations listed below. The PC value at the branch instruction is \$00001040. In each case, specify the condition to be satisfied for the branch to occur.
 - (a) \$00001040 BEQ \$4A(PC)

(b) \$00001040 BNE \$FA(PC)

- (c) \$00001040 BLE \$FF00(PC)
- (d) \$00001040 BGT \$08(PC)
- **3.26** Write a program to clear the memory words between the locations \$00002000 and \$00002080.
- **3.27** There are 128 word X and Y binary strings in memory. A0 and A1 point to the end of the strings (the least significant words in each case), as shown:

X word		Y word		
Word 1	27	Word	127	
:		:		
:		:		
$(A0) \rightarrow Word 0$		$(A1) \rightarrow Word$	0	

Write a subroutine to add these strings and store the result in memory addressed by A2.

- 3.28 Repeat Problem 3.27, performing subtraction instead of addition.
- 3.29 Repeat Problem 3.27 with BCD data.
- 3.30 Repeat Problem 3.28 with BCD data.

3.31 Show the T(R/W) values for each of the instructions in the following software subroutine:

PC	Instruction	L
\$0002000	CLR.L	DO
50	CLR.L	(A1)
04	ADD.L	DO,(A1)
06	ADDQ.L	#\$02,D0
08	CMPI.L	#\$00000400,D0
ÛE	BNE	\$F4(PC)
10	NOP	
12	RTS	

3.32 Analyze the software of Problem 3.31. What is being accomplished? How many times is the loop executed before the return instruction?

Indicate the contents of D0 and memory addressed by A1 when the program returns to the calling program.

- **3.33** The 68000 processor operates on an 8-MHz clock. Compute the time of execution of the software in Problem 3.31.
- **3.34** The 68000 processor operates on an 8-MHz clock. Write a subroutine that will provide a 0.1-second delay time.

ENDNOTES

- 1. Triebel, W., and Singh, A. 16-Bit Microprocessors: Architecture, Software and Interfacing Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 2. Motorola, Inc. M68000 16/32-Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- Harman, T., and Lawson, B. The Motorola MC68000 Microprocessor. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 5. Triebel, W., and Singh, A. 16-Bit Microprocessors: Architecture, Software and Interfacing Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 6. Tocci, R., and Laskowski, L. *Microprocessors and Microcomputers*. Englewood Cliffs, NJ: Prentice-Hall, 1979.
- 7. Harman, T., and Lawson, B. *The Motorola MC68000 Microprocessor*. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- Motorola, Inc. MC68000, MC68008, MC68010/12 Data Books. Phoenix, AZ: Motorola Technical Operations, 1983.
- 9. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- 10. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.

CHAPTER

68000 Software Considerations and Assembly Programming Applications

Objectives

In this chapter we will study:

Assembly-level programming techniques for the 68000 Concepts of software design and implementation Practical program development and applications Concepts of macros and programs with macros Special instruction groups and applications

4.0 INTRODUCTION

The required software for the 68000 microprocessor can be easily developed using assemblers and cross assemblers. Assembly language programs use the instruction mnemonics of the processor. Assemblers and cross assemblers are software utilities that convert assembly language programs into the appropriate form of machine code, consisting of binary 1s and 0s. Programs written in assembly language are usually more efficient with respect to code content and execution time than programs written in such higher level languages as BASIC, FORTRAN, PASCAL, and C; however, the higher level languages do provide programming ease. Industrial and I/O application programs are often written in assembly language. Assembly language programming requires a complete understanding of processor architecture, addressing modes, and the instruction set.¹

Software usually refers to programming techniques that take into consideration system hardware resources and optimization of code content and execution time. **Programming** refers to code development to accomplish a given task. The terms *software* and *programming* are used interchangeably in most industrial circles; however, for purposes of this text, we will maintain the distinction between these terms.

Study of assembly language techniques and software considerations will provide the knowledge and background necessary to develop assembly language programs and software on 68000-based systems.

Most of the programs in this chapter are suitable for any 68000-based hardware; thus, our discussions are independent of specific hardware.

4.1 ASSEMBLY LANGUAGE SOFTWARE AND PROGRAMMING TECHNIQUES

It is impractical and tedious to use actual addresses and instruction codes in developing assembly programs. Symbols and labels can be used in place of the actual addresses if assembler utilities are available.²

Assembler, Cross Assembler, Linker, and Loader Utilities

Figure 4.1 illustrates a software system configuration using a host computer, an emulator, and a 68000-based target system. The software development is done on the **host** system and the code is downloaded to the **target system** for the actual operation.

In Figure 4.2 the various steps involved in the software development process are indicated. The assembly-level program is developed with the help of an editor or word-processor utility, and is known as the **source program**. The **source program file** usually has an extension (.src); for example, TEST.SRC is the source file in Figure 4.2. After correcting any typing errors, the source program is run through the assembler or the cross-assembler utility.



Assemblers and Cross Assemblers These are the software utilities that convert a program in assembly language into the corresponding machine code. The machine-code program is also known as the **object code**. The corresponding file is TEST.OBJ. If the host computer has the same processor as the target system, the assembler utility is used. On the other hand, if the computer has a processor different from that of the target system, the cross-assembler utility is used. The assembler and the cross-assembler utilities are similar to each other in function. They also generate a **list file** (TEST.LST) contain-



ing the machine code, the instruction mnemonics, symbols, labels, and the translated addresses and numbers. This file is very useful in debugging the programs.³

Linkers and Loaders The linker utility provides absolute addresses for the machinecode programs in the real operating memory environment of the target system. It also links several machine-code programs, if necessary, and provides an **absolute file** (TEST.ABS).

The loader utility provides the required format for the absolute file to be downloaded into the target system. For the 68000 family of processors, this is usually the Motorola-S format. Another common format is the INTEL-Hex format.

Writing Assembly Programs and Software Development

Most currently available assembler and cross-assembler utilities are of the two-pass type. In the first pass, symbols and labels in the assembly source program are converted into the corresponding numbers and displacement values. In the second pass, these numbers or values are substituted for the existing symbols and labels, and the machine-code file is generated. Present-day assembler and cross-assembler utilities are able to identify syntax, instruction, and operand errors at the time of assembly and display them. These errors then can be corrected and the assembly process repeated.

In developing the source program, **assembler directives** can be used. These directives are a set of commands associated with the assemblers and cross assemblers. We will introduce those directives typical of most assemblers or cross assemblers. For information on additional directives, appropriate manuals may be consulted.⁴

Figure 4.3 illustrates the assembly source program (TEST.SRC). In Figure 4.4 the assembled program listing (TEST.LST) is presented. In the discussion numbers in square brackets [] refer to the bracketed numbers in the figures, which correspond to important assembler directives or events.

[1] Comment directive: Usually a delimiter such as a semicolon (;) is used as an assembler comment directive to introduce the comments. The comments are provided to explain the program flow. The assembler will not generate any machine code for a comment, but will include the comment statements in the list file.

example: ;test.src 8\8\87 (at line 1)

The preceding comment statement is listed in the assembled program listing, but it is not assembled to machine code.

[2] LLEN and OPT directives: These are the line length and the option directives, which specify the printer line length and any specific options. In our example, the line length is set at 108 columns. Option A generates an absolute file after the linker operation.

[3] ORG directive: This is the origin directive. It specifies the starting address of the assembled program.

this is a source program to show; the format of a typical assembly; language program.	
	. [1]
;test.src 8\8\87 ;declaration of length, option :and origin	;[1]
LLEN 108	;[2]
OPT A	
ORG \$1000	;[3]
declaration of symbols and values	
VALUEL EQU \$0008	;[4]
VALUE2 EQU \$0001	
PORT EQU \$ADDO	
;move value1 into DO and jump to	
;delay subroutine	
START MOVE.W #VALUE1,DO	;[5]
BSR DELAY	;[0]
;output message to port until \$	
Character and back to Start	
CMPT.B # ! \$!, D1	
BEO START	
MOVE.B DL, PORT	
JMP DSPLY	
;delay subroutine. Loops until DD	
;is decremented to D.	
DELAY NOP	
SUBQ.W #VALUE2,DU	
BNE DELAI	
cin turtuo ed to he output	
, message to be output	
MSGE DC !ABCDE\$!	;[7]
DRUF DS 128	;[8]
FND	:[9]
	11-1

FIGURE 4.3 Assembly language source program (TEST.SRC) for 68000-based systems.

example: ORG \$1000 (at line 6)

The first instruction of the assembled program will start at PC location \$1000, as can be seen from the assembled listing.

[4] EQU directive and symbols: This is the equate directive. It provides constant or computed values to the symbols.

example: VALUE1 EQU \$0008 (at line 8)

	;this is a so ;the format ;language pr	source program to show of a typical assembly cogram.	
LINE ADDR			
1 2 3 4		;test.src 8\8\87 ;declaration of length, option ;and origin	;[1]
5 L		OPT A OPC \$1000	;[2]
7 8 00000008 9 0000001 10 0000A000 11	VALUE1 VALUE3 PORT	;declaration of symbols and values 1 EQU \$DUDA 2 EQU \$DUD1 EQU \$ADD0 :move value1 into D0 and jump to	;[4]
12 12 12 00001000 2020		; delay subroutine	• [5]
14 00001004 611A	4E71	BSR DELAY	;[5]
15 16 17 00001008 207C 18 0000100E 1218 19 00001010 0C01 20 00001014 67EA	0000 1028 DSPLY 0024	<pre>;output message to port until \$;character and back to start MOVEA.L #MSGE,AD MOVE.B (AD)+,D1 CMPI.B #'\$',D1 BEO START</pre>	
21 00001016 13C1	0000 A000 100F	MOVE.B D1, PORT	
22	TOOT	;delay subroutine. Loops until DO	
24 25 00001020 4E71 26 00001022 5340 27 00001024 66FA 28 00001026 4E75 29	DELAY	;1s decremented to U. NOP SUBQ.W #VALUE2,DO BNE DELAY RTS :message to be output	
30 31 00001028 4142	4344 MSGE	; DC\$!	• [7]
31 00001020 4520 31 00001020 2400	5D5D		,[/]
33 00001032 33 00001132	DBUF	DS 128 END	;[8] ;[9]
ASSEMBLER ERR	ORS = D		
		SYMBOL TABLE	
DBUF 00001 MSGE 00001 START 00001	032 DELAY 028 NARG 000 VALUEL	00001020 DSPLY 0000100E 00000000 PORT 0000A000 00000008 VALUE2 00000001	

FIGURE 4.4 Assembled program listing (TEST.LST) corresponding to the source program in Figure 4.3.

VALUE1 is a symbol for which the numerical value is \$0008. The assembler replaces the symbol VALUE1 with \$0008 in the assembly process by means of the EQU directive. The other symbols are VALUE2 and PORT, the numerical values of which are \$0001 and \$A000, respectively.

[5] Label: This is a symbolic representation of the address of a program statement. Other program statements can refer to this label as the source program is being written. The assembler configures the appropriate numerical value for the label.

example: START MOVE.W #VALUE1, DO (at line 13)

START is a label, referring to the program location of \$00001000, as shown in the assembled listing.

Assembly listing (Figure 4.4): The actual program starts at line 13 and reads:

13 00001000 303C 0008 START MOVE.W #VALUE1,DO

The interpretation of the preceding line is as follows:

- 13 => Line number generated by the assembler for listing convenience.
- 00001000 => Hex address of the first instruction, according to the earlier ORG statement.
- 303C 0008 => Op.code (303C) and the operand (0008) for the MOVE.W #VALUE1,D0 instruction. The assembler has substituted 0008 for the symbol VALUE1.

[6] Branch operations: In branch operations, the assembler configures the required displacement to branch to the location specified by the label.

example: BSR DELAY (at line 14)

The op.code is 611A for the preceding instruction, which contains the displacement (1A) to branch to the location \$00001020. This location corresponds to the label DELAY.

[7] DC directive: This is the define constant directive. It is used to define the byte (DC.B), the word (DC.W), the long-word (DC.L), or the ASCII character constants. The ASCII characters are enclosed in single quotation marks ('').

example: MSGE DC 'ABCDE --\$' (at line 31)

Sequential locations starting at \$00001028 are filled with the ASCII values: \$41 for A, \$42 for B, and so on. MSGE is a label corresponding to the address \$00001028.

[8] DS directive: This is the define storage directive. It is used to define storage space in memory. It can be specified as bytes (DS.B or DB), words (DS.W or DS), or long words (DS.L).

example: DBUF DS 128 (at line 32)

Storage space of 128 words (256 bytes) is defined as DBUF, starting at location \$00001032.

[9] END directive: This directive signifies the end of the assembly process. Statements beyond the END directive are not recognized by the assembler.

Other Delimiters and Directives To distinguish among operand types, certain **de-limiters** are used. These delimiters depend on the assembler or the cross assembler. Some of the standard ones are as follows:

\$ => hex data or operand
=> immediate data or operand
; => comment beginning

Symbol Table Assemblers and cross assemblers also generate a symbol table as shown below the program listing in Figure 4.4. It provides a quick reference for the symbols and labels used in the program.

The following example problem provides a review of the assembly process of 68000 programs.

Example 4.1 Assembler usage for the 68000. Refer to the source, assembled, and listed programs of Figures 4.3 and 4.4.

1. Are the statements

symbols or labels? Why? What are their hex values?

2. Where does the program branch after executing the instruction

BEQ START (at line 20)

What is the offset value calculated by the assembler? How is the effective address value computed?

3. What are the contents of the A0 register after executing the instruction

MOVEA.L #MSGE, AD (at line 17)

What are the details of the op.code and the operands?

Solution

1. Symbols and labels: PORT is a symbol, since it is declared by the EQU directive. It has a hex value \$A000.

DSPLY is a label, since it is introduced in the program to identify the corresponding program location. It has a hex value of 0000100E.

> PORT = \$A000 DSPLY = \$0000100E

2. BEQ START: If the branch condition is satisfied, the program branches to location \$00001000, which corresponds to the label START. The offset or the displacement calculated by the assembler is EA, which is a part of the op.code 67EA.

Offset =

Effective address calculation:

PC value after reading the op.code	=>	\$00001016
	+	
Sign-extended displacement EA	=>	\$FFFFFFEA
(in twos-complement form)		
Effective address for branch	=>	\$00001000
(corresponding to label START)		

3. Contents of A0 after the MOVEA.L #MSGE,A0 instruction: MSGE is a label and #MSGE corresponds to the address location \$00001028. As such, A0 is loaded with the value \$00001028.

A0 = \$00001028

Op.code and operand details: Line 17 shows

00001008 207C 0000 1028 MOVEA.L #MSGE,AD

where

00001008=> Program location of the instruction207C=> Op.code of the instruction00001028=> Operand value moved into A0

Since the preceding example was used primarily to review the assembly process, we did not focus on analyzing the program. This analysis would prove useful to the reader to enhance understanding of software development.

Programming and Software Engineering Considerations

From a programmer's point of view, the program in Figure 4.4 is a 33-line program, including comments and declarations. Programmers may not be concerned about memory appropriations and code content. On the other hand, software engineers would make sure that appropriate memory was allocated for the buffer. For example, they would examine lines 32 and 33 of the listed program to ensure that the 128 words of memory space was allocated. This may be done in the following way:

Ending address of the DBUF (line 33)	=>	\$00001132
Beginning address of the DBUF (at line 32)	=>	\$00001032
Size of the buffer in bytes	=>	\$00000100
0100 bytes = 256 bytes = 128 s	words	5

which is the requested memory space for the buffer.

Similarly, software engineers also would be concerned about whether the entire program was on the even boundaries and whether the entire code content was correct. Although there are some traditional distinctions between programmers and software engineers, these distinctions are rapidly vanishing as technologies continue to advance.

4.2 DATA MOVEMENT, DATA-COMPARISON SOFTWARE, AND APPLICATIONS

The majority of operations in any computer system deal with data movement between two or more locations. For example, in a file-management system, data from one section of memory may be moved into another section. Data rearrangement involves extensive data-comparison procedures, which we will now examine.

Block Transfer Applications and Software Considerations

The basis for any data movement operation is the **block transfer**. It usually involves two **pointers:** the first refers to the starting address of the source block and the second to the starting address of the destination block. In addition, there is a **loop counter**, which keeps track of the number of data elements being transferred.

Figure 4.5 shows a typical block movement sequence written as a subroutine. D0 is chosen as the loop counter and is initialized to \$100 at line 10. A1 is the source pointer and A2 is the destination pointer. They are initialized to \$00004000 and \$00006000 at lines 11 and 12. The program loop between lines 16 and 18 transfers successive long words from the source block to destination block, until D0 is decremented to zero. In this case, the number of long words transferred are \$100 or 256. At the end of the successful block transfer, the software returns to the calling program by means of the RTS instruction at line 19.

```
LINE ADDR
 1
                                ;block data move 8/8/87
 2
 F
                                   OPT A
 4
                                   ORG $1000
 5
                                ; initialize A1, A2 with source
                                and destination addresses and
 7
                                ;DO with number of words to be
 8
                                ;transferred
 q
10 00001000 303C 0100
                             INIT MOVE.W
                                          #$0100,D0
                                  MOVEA.L #$00004000,A1
11 00001004 227C 0000 4000
12
   0000100A 247C 0000 6000
                                  MOVEA.L #$00006000,A2
13
                                ;move data from (A1) to (A2)
14
                                ;until DO is decremented to O
15
16 00001010 2409
                                           (A1)+,(A2)+
                             LOOP MOVE.L
17 00001012
            5340
                                  SUBQ.W
                                           #$01,D0
                                           LOOP
18 00001014 66FA
                                  BNE
                                  RTS
19 00001016 4E75
20
                                ;returns to the calling program.
21 00001018
                                    END
ASSEMBLER ERRORS =
                       ۵
                                 SYMBOL TABLE
INIT
      00001000
                 LOOP
                          00001010
                                    NARG
                                            00000000
```

FIGURE 4.5 Typical 68000-based block movement sequence.

In the example problem that follows, we will consider software and timing in the block movement sequence.

Example 4.2 Block movement sequence.

Consider the sequence of Figure 4.5.

- 1. Specify the final values of the A1, A2, and D0 registers after the loop has been completed and the RTS instruction is being executed.
- 2. The system operates on an 8-MHz clock. Compute the loop execution time T(loop) to transfer \$100 long words.
- 3. Modify any of the required instructions to transfer \$0400 long words. What is the new execution time of the loop?

Solution

1. Final values: The data movement loop between lines 16 and 18 is run \$100 times (until D0 is decremented to \$0000). Each time the loop is executed, A1 and A2 are postincremented by four (because of the long-word data transfers). At the end of the loop, A1 and A2 are incremented by \$0400 from their initial values.

The final values are

D0 = \$00000000 A1 = \$00004400 A2 = \$00006400

2. Loop execution time: Using the T(R/W) values (refer to Chapter 3) for lines 16 through 18, we obtain

Line	Addr				T(R/W)
16		LOOP	MOVE.L	(Al)+, (A2)+	20(3/2)
17			SUBQ.W	#\$01,D0	4(1/日)
18			BNE	LOOP	10(2/0)
					(branch)

The total number of T-states is 34, as indicated. This loop is run 256 (\$100) times. The clock period at an 8-MHz clock is 0.125 microsecond. Thus, the total loop execution time is as follows:

$T(loop) = 34 \times 256 \times 0.125 = 1088$ microseconds

3. Modified software: The loop counter D0 needs to be changed to \$0400 to transfer \$0400 or 1024 long words. Therefore, we modify the instruction at line 10 to

MOVE.W #\$0400,D0

to accomplish the task.

Four times as many long words are transferred; hence, the loop time increases proportionately:

 $T(loop) = 4 \times 1088 = 4352$ microseconds

By appropriately initializing the pointer and the counter registers, it is possible to move any amount of data. However, care should be taken not to address unavailable memory locations or odd memory locations for word and long-word transfers.

Data-Sequencing Applications and Software Considerations

In industrial and commercial applications, it is often required to arrange data either in ascending or descending order. This is accomplished by comparing the data elements and appropriately positioning them. The 68000 predecrement and postincrement addressing modes are particularly useful in such applications. Figure 4.6 illustrates data-sequencing software as a subroutine. We will now analyze and interpret the results.

LINE ADDR
LINE ADDR1;SEQ.SRC 9/24/882;sequences string of words3;such that largest word is5;in the lowest location.6;beginning and end of the7;beginning and end of the8;string9OPT A10ORG \$LOOD11;save original value of AD in A212CODDIDOD 244813;compare successive words. If the14;second word is larger, branch to15istring16CODDIDOD 204A17DODDIDOD 204A18MOVEA.L A2,AD19CODDIDOE 204A19BGAGN10MOVEA.L A2,AD14State Containe to swap them15BGAGN16CODDIDOE 204A17DODDIDOE 204A18BGAGN19CODDIDOE 204A19DODDIDOE 204A19DODDIDOE 204A19BGAGN14State Containe to swap them16CODDIDOE 204A17BGAGN18State Containe to swap them19CODDIDOE 204A19DODDIDOE 204A19DODDIDOE 204A19BGAGN19CODDIDOE 204A19BGAGN19CODDIDOE 204A19BGAGN19CODDIDOE 204A19BGAGN19CODDIDOE 204A20BGAGN20CODDIDOE 204A20EXCHG </td
ASSEMBLER ERRORS = 0
SYMBOL TABLE
BGAGN 00001002 EXCHG 00001014 NARG 00000000 NXTPR 00001004

FIGURE 4.6 Data-sequencing and sorting software for a typical 68000-based system. (Courtesy of Motorola, Inc.)

A0 contains the starting address of the string where the highest valued data element should be put. The next highest memory locations contain the sequentially decreasing values of the string. A1 contains the ending address of the string. At line 12, the original value of the A0 register is stored in A2 for later reference. At line 16, the stored value of A0 is restored. At line 17, two successive words of the string are compared to each other. At line 18, the subroutine branches to the EXCHG routine if the second word is larger than the first. If the words are in proper order, the program proceeds.

At line 19, A0 is decremented by two. This adjusts A0 for comparison of the next two sequential locations. At line 20, A0 is compared with A1 to check whether it is the end of the string. If it is not the end of the string, the program branches back to line 17 (label NXTPR) to start the next comparison. If it is the end of the string, the program returns to the calling program by means of the RTS instruction at line 22.

The EXCHG software module is contained between lines 24 and 27. It obtains two sequential words as a long word into D0, swaps them, and puts them back in memory. This has the effect of exchanging the words. When this happens, the program branches back to the very beginning (line 16, labeled BGAGN). This will restart the data comparison process. When the routine returns to the calling program, the data string is completely adjusted so that the highest valued element is in the lowest memory location.

The following example problem considers software and timing in the datasequencing subroutine.

Example 4.3 Data-sequencing software.

For the software of Figure 4.6, the initial values of the A0 and A1 registers and the memory contents are as indicated in Figure 4.7.

FIGURE 4.7 Initial conditions (for Example 4.3).

(Beginning of the string) $A0 =$	\$00004000
(End of the string) $A1 =$	\$00004006
Memory contents at \$00004000=2	>1234
4002	5678
4004	ABCD
4006	0E71
4008	4321

- 1. Following the software of Figure 4.6, specify the data comparisons and rearrangement of data.
- 2. What are the final values of the A0 and A1 registers?
- 3. How many data comparisons must be made to obtain the final string? Is this number data dependent?

Solution

1. Data comparisons and memory contents: Figure 4.8 shows how the data comparisons are made and the final arrangement of the data string in memory. During the [1]st comparison, data elements 1234 and 5678 are compared and swapped. During

Memory Address	Memory Contents	Memory Contents	Memory Contents	Memory Contents
\$00004000 4002 4004 4006 4008	1 2 3 4 [1] 5 6 7 8 [1] ABCD 0 E 7 1 4 3 2 1	[2] - 5 6 7 8 1 2 3 4 [3] ABCD 0 E 7 1 4 3 2 1	$ \begin{bmatrix} 4 \end{bmatrix} \xrightarrow{-5 \ 6 \ 7 \ 8} \\ -ABCD \\ 1 \ 2 \ 3 \ 4 \\ 0 \ E \ 7 \ 1 \\ 4 \ 3 \ 2 \ 1 \end{bmatrix} $	$[5] \xrightarrow{ABCD}_{5678} [6]$ $[7] \xrightarrow{-1234}_{0E71} [6]$ 4321
	(a) Initial contents	(b) First rearrangement	(c) Second rearrangement	(d) Final rearrangement

FIGURE 4.8 Data comparisons and rearrangement of the data string (for Example 4.3).

the [2]nd comparison, the rearranged data elements (5678 and 1234) check in proper sequence and the program proceeds to the [3]rd comparison. During the [3]rd comparison, data elements 1234 and ABCD are compared and swapped. The program then restarts from the beginning. During the [4]th comparison, data elements 5678 and ABCD are compared and swapped. The program then restarts from the beginning. During the [5]th comparison, the rearranged data elements (ABCD and 5678) check in proper sequence and the program proceeds to the [6]th comparison. The final rearranged string results after the [7]th comparison, as shown in Figure 4.8(d).

2. Final values of A0 and A1: The process terminates when the contents of A0 are compared and found to be equal to those of A1 (= \$00004006).

A0 = \$00004006 A1 = \$00004006

3. Number of data comparisons: As shown in Figure 4.8, seven data comparisons are made. These comparisons are data dependent.

#data comparisons = 7

There are some important software considerations in the preceding example. The number of comparisons, the number of times the loop gets executed, and the loop execution times are totally data dependent and do not have fixed values. When a fixed time of execution is required, this type of software should be avoided.

4.3 DATA PROCESSING APPLICATIONS AND SOFTWARE CONSIDERATIONS

Data processing involves extensive arithmetic operations on the data elements. The 68000 microprocessor has very powerful instructions to handle binary and BCD types of data.⁵

Multiprecision Addition and Subtraction Operations

Instructions employing the extended carry X (such as ADDX, SUBX) can be used to conduct multiprecision operations on binary data strings. For BCD operations, the X carry bit is always involved. In multiprecision operations, the least significant data elements are operated upon first (generating X carry). The next higher data elements are then operated upon, taking into consideration the previously generated X carry bit. The process continues until all data elements in the data string are operated upon.

Figure 4.9 illustrates a multiprecision binary addition program used in a data processing application. The source and the destination data strings are addressed by the A1 and A2 registers, respectively. The D1 and D2 registers are used as working registers.

From line 12 to line 14, the X carry bit and the D1 and D2 registers are cleared and initialized to zero. From line 17 to line 19, the two data strings addressed by A1 and A2 are sequentially added, along with the X bit, using the predecrement addressing mode. A3 contains the ending address of the destination string.

LINE ADDR
1 ;add.src 9/25/88 2 ;performs multiprecision addition 4 ;performs multiprecision addition 5 ;Al-2 refers to the LSD of string2. 7 ;Al-2 refers to the LSD of string2. 8 ;Pf a 9 OB001400 D23C DOEF 10 ;Al-2 refers to the end of string2. 12 OB001406 4282 13 OB001406 4282 14 OB001406 4282 15 OB001406 4282 16 ;clear X bit, D1 and D2 registers. 16 ;clear X bit, D1 and D2 registers. 16 ;start multiprecision addition 16 ;start multiprecision addition 16 ;start multiprecision addition 16 ;start multiprecision addition 17 OB00140A B549 18 OB0140E S241 29 OB00140E D541 21 ;put it along with string 2, 22 ;ad return to the calling program. 23 D000140E D541 24 OB01412 4E71 25 OB01412 4E71 26 OB014146
SIMBUL TABLE
AGAIN UUUU14UB NARG UUUUUUU



When A2 is decremented below A3, the loop is terminated. At lines 23 and 24, the X bit is effectively moved into D2 and is put with the destination string. At line 26, the routine returns to the calling program. It should be observed that addition proceeds from a high memory address (where the least significant data elements are present) toward a low memory address (where the most significant data elements are present).

The following example problem addresses software concerns in multiprecision addition.

Example 4.4 Multiprecision addition.

The initial values of registers A1, A2, and A3 and the memory contents are indicated in Figure 4.10. Using the multiprecision addition software of Figure 4.9,

Al	= \$00004006 A2 =	= \$00005006 A3 =	= \$00005000
Source Memory Address	Contents(hex)	Destination Memo	ry Contents(hex)
\$00004000	1234	\$00005000	F878
4002	5678	5002	C800
4004	ABCD<=LSW	5004	A101 \leq =LSW
	(source)		(destination)
4006	OE71	5006	0200

FIGURE 4.10 Initial conditions for the program in Figure 4.9.

- 1. compute the result of the addition and indicate the contents of the destination string;
- 2. state the final values of the A1 and A2 registers when RTS is being executed;
- 3. state what would happen if the ADDX.W -(A1),-(A2) at line 17 was replaced by ADDX.L -(A1),-(A2).

Solution

1. Results of the addition: A1 and A2 are decremented by two to \$00004004 and \$00005004. They refer to the least significant words (LSWs) of the two strings. The addition proceeds from the LSWs toward the most significant words (MSWs), as follows:

	MSW	Next LSW	LSW	
Contents of -(A1) Contents of -(A2) X carry bit 1	1234 F878 <u>1</u> OAAD	5678 C800 <u>1</u> 1E79	$\begin{array}{c} ABCD \\ A101 \\ \hline 0 \\ \hline 4CCE \end{array}$	added to added to

The final addition result is 0001 OAAD 1E79 4CCE, which is put into memory sequentially as shown. The final X bit is put at memory location \$00004FFE. The final contents are

Location	Contents
\$00004FFE	0001
\$00005000	OAAD
\$00005002	1E79
\$00005004	4CCE

2. Final values of A1 and A2: A1 and A2 are decremented up to \$00004000 and \$00005000 due to the ADDX.W -(A1), -(A2) instruction (line 17). A2 is further decremented to \$00004FFE due to the MOVE.W D2, -(A2) instruction (line 24). Thus, the final values are

A1 = \$00004000A2 = \$00004FFE

3. Replacement by the ADDX.L -(A1),-(A2) instruction: Long-word additions would be performed. Instead of three word additions, four word additions would be performed. A1 and A2 would be decremented to final values of \$00003FFE and \$00004FFC; however, this task might not be intended.

There are some important software considerations in the preceding example. Even if long-word operations are more efficient than word operations, they cannot be done correctly if the operation involves an odd number of words. Similarly, if an odd number of bytes needs to be added, the corresponding instructions should be byte oriented rather than word or long-word oriented.

If the ADDX.W -(A1), -(A2) instruction at line 17 is replaced by the SUBX.W -(A1), -(A2) instruction, the same software will perform multiprecision subtraction operations.

The X bit should always be cleared initially when dealing with operations of the multiprecision type.

Multiplication and Division Operations

The 68000 microprocessor has signed and unsigned multiply and divide (MULS, MULU, DIVS, DIVU) instructions. The destination is always a data register Dn. Multiplication of two 16-bit unsigned operands results in a 32-bit unsigned result in the destination data register. The unsigned operands can be up to $65535 (2^{16} - 1)$ and the result can be up to 4,294,836,225 which is slightly less than 2^{32} . In signed multiplication, the multiplier and the multiplicand operands can be positive or negative and can range between -2^{15} and $+2^{15} - 1$ (or between -32768 and +32767). The largest positive or negative result can be up to plus or minus 2^{30} . The negative result is expressed in twoscomplement notation. Since there is no possibility of obtaining any result beyond the

32-bit size, the carry and the overflow flags are always cleared to zero in multiplication operations. The N and Z flags are affected, based upon the result.

Division of a 32-bit destination operand (dividend) by a 16-bit source operand (divisor) results in a 16-bit remainder and a 16-bit quotient. The remainder and quotient occupy the upper and the lower 16-bit word positions of the 32-bit destination data register, respectively. The distinction between signed and unsigned division operations is similar to the distinction between signed and unsigned multiplication previously discussed. With division operations, it is possible to generate a quotient larger than the allowed 16 bits. In this circumstance, the overflow flag V will be set to indicate the overflow condition. Similarly, if division by 0 is performed, a zero-divide TRAP error will result.

In Figure 4.11, multiplication and division software is presented as a subroutine in a digital signal processing application. P, Q, and R are unsigned words contained in

LINE ADDR
1 ;multiply.src 9/25/88
<pre>P,Q,R unsigned words contained in ascending memory addressed by AD. W=P*Q in DD register. Divide W by R, if R is nonzero value. U=W/R in DL register. ;D2 is a working register. OPT A ORG \$1400 ill clear data registers CLR.L DD cLR.L DL cLR.L D2 ;move P into DD and multiply by Q ;move P into DD and multiply by Q</pre>
16 , co get " - 1 g in register 17 00001406 3018 START MOVE.W (AD)+, D0 18 00001408 C0D8 MULU (AD)+, D0
190000140A 2200MOVE.LD0,D120;check for nonzero value of R and
21 ;perform division to get U=W/R in DL 22 0000140C 3410 MOVE.W (AD),D2 23 0000140E 0C42 0000 CMPI.W #\$00,D2 24 00001412 6702 BEQ.S FINISH 25 00001414 82C2 DIVU D2,D1 26 00001416 4E75 FINISH RTS 27 00001418 END
ASSEMBLER ERRORS = 0
SYMBOL TABLE
FINISH 00001416 NARG 00000000 START 00001406

FIGURE 4.11 Multiplication and division software for a typical 68000-based system (Example 4.5).

memory in an ascending order, as specified by the A0 register. The product $W = P \times Q$ and the division result U = W/R are to be generated. These results are to be put in the D0 and D1 registers.

In order to accomplish the intended task, all the working data registers are cleared to an all-zero condition from line 12 to line 14. At lines 17 and 18, the P and Q words are sequentially read from the memory using the postincrement mode and are multiplied together to generate a 32-bit result in the D0 register. At line 19, the result is also moved into the D1 register.

From line 22 to line 25, word R is moved from memory into the D2 register and is checked for a nonzero value. In the case of a zero value, the division operation is skipped; otherwise, it is performed, with the division result in the D1 register. In any event, the software returns to the calling program by means of the RTS instruction at line 26.

The following example problem addresses software concerns in multiplication and division operations.

Example 4.5 Multiplication and division.

Given P =\$FFFF, Q =\$0002, and R =\$0004 in sequential memory locations, using the software of Figure 4.11,

- 1. compute the values of W and U and indicate the contents of the D0, D1, and D2 registers and the state of the XNZVC flags when RTS is being executed;
- 2. repeat (1) if the MULU and DIVU unsigned instructions are replaced by the MULS and DIVS signed instructions;
- 3. explain how the calling program obtains the results.

Solution

1. Values of W, U, D0, and D1: Unsigned multiplication is performed as follows: P value from memory into D0 register **\$FFFF** Q value from memory \$0002 Multiplication $W = P \times Q$ 0001FFFE => into D0Unsigned division is performed as follows: W value from D0 into the D1 register \$0001FFFE R value from memory into the D2 register \$0004 Division U = W/R: quotient \$7FFF => D1 low word remainder 0010 => D1 high word

Result of unsigned multiplication:

W in D0 =\$0001FFFE

Result of unsigned division:

U in D1 = \$00107FFF

Nonzero positive quotient result in D0 with no overflow. As such,

XNZVC = -0000

2. Signed multiplication and division results: Signed multiplication and division are performed as follows:

Multiplication	
P value from memory into the D0 register	\$FFFF (equal to -1)
Q value from memory	\$0002 (equal to +2)
Signed multiplication $W = P \times Q$	\$FFFFFFE (equal to -2)
(sign extended to 32 bits and	into D0
in twos-complement form)	
Division	
W value from the D0 register into D1	\$FFFFFFE (equal to -2)
R value from memory into the D2 register	\$0004 (equal to +4)
Division $U = W/R$: quotient	\$0000 (equal to 0)
	D1 low word
remainder	$_$ \$FFFE (equal to -2)
	D1 high word

Result of signed multiplication:

W in D0 =**\$FFFFFFF**

Result of signed division:

U in D1 = FFFE0000

Zero quotient result with no overflow. As such,

XNZVC = -0100

3. Results to the calling program: The multiplication and division results are communicated to the calling program through the contents of the D0, D1, and D2 registers. A zero value in the D2 register implies that the division has not been performed.

One of the operands (P in our case) is moved into the data register D0. This is necessary since multiplication and division instructions require that the destination operand be a data register. Also, the value of the R variable is checked before performing the division to avoid a division-by-zero error.

4.4 SPECIAL INSTRUCTION GROUPS AND APPLICATIONS

The instruction set of the 68000 family of processors also includes multiple-decision instructions (DBcc). There are several instructions related to stack and address operands, such as LINK, UNLK, PEA, and LEA. There are also instructions to move multiple registers (MOVEM) and move peripheral data (MOVEP). In all of these cases, a single instruction performs multiple operations. This provides programming convenience and improves memory utilization.^{6,7}

Multiple-Decision Instructions

Figure 4.12 illustrates the sequence of multiple-decision instructions (DBcc). These instructions are used to control loops. Upon entering the DBcc instruction loop, the specified condition is checked. If the condition is true, the program exits the loop and proceeds to the next instruction in the sequence. If the condition is false, then the specified data register is decremented and is checked to see whether it is less than zero (= -1). If it is less than zero, the program exits the loop and proceeds to the next instruction in the sequence. Otherwise, the program branches to the specified location. Operands decremented in Dn are of word size.





Figure 4.13 consists of a string-compare program using the DBcc instruction scheme. At line 13, the Z flag is set to a 1 condition. This corresponds to a false condition for the DBNE instruction (decrement and branch if not equal to zero). At line 14, two string operands addressed by (A0)+ and (A1)+ are compared. At line 15, the DBNE instruction checks whether or not the BNE condition is true (BNE true leaves Z flag = 0). BNE true implies that the two operands are different. If BNE is true, the program exits the DBNE loop and proceeds to the next instruction (NOP at line 16).

LINE ADDR	
1 2 3 4 4 5 6 7 7 8 9 9 10 10 11 12 13 00001000 003C 0004 14 00001004 B366 15 00001004 B366 15 00001006 S4C9 FFFC 16 00001006 4E75 16 0000100E	<pre>string.src 10/21/88 two strings addressed by AD and A1 are compared for sameness, using DBcc. D1 contains number of long words to be compared. OPT A ORG \$1000 Set Z flag to 1 and start comparing strings START ORI #\$04,CCR AGAIN CMPM.L (AD)+,(A1)+ DBNE D1,AGAIN NOP RTS END</pre>
ASSEMBLER ERRORS = 0	SYMBOL TABLE
AGAIN 00001004 NARG 00	0000000 START 00001000

FIGURE 4.13 String-compare software for a 68000-based system using the DBcc instruction.

If BNE is false (Z = 1), the DBNE instruction decrements data register D1 and checks whether it has become negative (D1 < 0). If it is negative, the program proceeds to the next instruction (NOP at line 16). Otherwise, the program branches back to the 'AGAIN' loop (line 14).

The following example problem provides a review of the concepts we have just discussed concerning DBcc usage.

Example 4.6 DBcc usage.

The initial contents of the A0, A1, and D1 registers are as follows:

A0 = \$00004000 A1 = \$00005000 D1 = \$00000FF

Memory between \$4000 and \$6000 is loaded with words \$AAAA. The program in Figure 4.13 is run.

1. Specify when the DBNE loop is terminated. What are the contents of the D1, A0, and A1 registers when the loop is terminated?

2. Memory between \$4000 and \$4FFE is loaded with words \$0000; between \$5000 and \$6000 it is loaded with words \$AAAA. Repeat (1) using the same initial values for D1, A0, and A1.

Solution

 DBNE loop termination: Memory between \$4000 and \$6000 contains word patterns \$AAAA. As such, the comparison of memory addressed by A0 and A1 renders the BNE condition false (since the data strings are the same). The program loops between lines 14 and 15 until the D1 word is decremented below zero (to −1). At that point the DBNE loop is terminated.

D1 is decremented by FF + \$01 = \$100 = 256 times to get to -1. Thus, the loop is run \$100 times. Due to the long-word access and the postincrement addressing modes, the A0 and A1 registers are incremented by $4 \times \$100 = \400 , to \$4400 and \$5400, respectively. The final contents of the registers are

D1 = \$0000FFFF (in twos-complement form for -1) A0 = \$00004400 A1 = \$00005400

2. DBNE termination with modified pattern: The first comparison itself renders the BNE condition true (since the compared data patterns are different). The DBNE loop is terminated at the first comparison. However, the A0 and A1 registers are postincremented to \$4004 and \$5004, respectively. The final contents of the registers are

> D1 = \$000000FF A0 = \$00004004 A1 = \$00005004

Any other data register, or any other branching condition (DBEQ, DBGE, and so forth) can be used in the DBcc instruction. However, it is important to note that the appropriate flag bits must always be preconditioned to render the DBcc condition false at the start of the loop.

Address, Stack, and Multiple-Movement Instructions

The LEA (load effective address) instruction moves a 32-bit address operand into an address register An. The PEA (push effective address) instruction stacks a specified 32-bit address operand. Both of these useful instructions do not affect the flags.

The LINK (link) instruction creates a work area on the stack and defines one of the address registers as a **frame pointer (FP)**. This pointer is used to address the work area on the stack. The UNLK (unlink) instruction effectively removes the work space from the stack. The LINK and UNLK instructions are very useful in linking and unlink-

ing the stack area in a multitasking environment in which several tasks are run by the processor, as scheduled by the operating system.

The MOVEM (move multiple registers) instruction moves data between the specified data (Dn) and address (An) registers and the memory, or vice versa. For registerto-memory transfers, control-alterable and predecrement addressing modes are allowed. For memory-to-register transfers, control-alterable and postincrement addressing modes are allowed. The data transfers take place in the sequence indicated below. For example, in the predecrement addressing mode, the first data transfer involves the A7 register and the last data transfer involves the D0 register.



The MOVEP instruction moves data between a specified data register and alternate even or odd bytes of memory, or vice versa. This instruction is very useful when dealing with 8-bit peripherals attached to the 68000 microprocessor. The memory can be addressed by the ARI with displacement addressing mode in the MOVEP instructions.⁸

Figure 4.14 illustrates a typical multitasking type of software. At line 6, the actual address corresponding to TABLE is loaded into the A1 register. At line 7, the PC relative addressing mode is used, and the offset corresponding to TABLE is loaded into the A2 register. At line 8, the contents of A2 are pushed to the stack.

The MOVEM instruction at line 9 moves the sequential word contents of memory addressed by A1 into the D1, D2, D3, and D4 data registers. The MOVEM instruction always follows a scanning order (D0-D7, A0-A7), regardless of the order in which they are specified. The first register to be moved (in or out) is D0, then D1, and so on until A7. Thus, the specified registers are first matched with the set sequence, and then the data movement operation is conducted.

The LINK A1, #- \$0C instruction at line 13 performs several sequential operations as follows:

- 1. Stack A1: Stack contents of A1. SP decrements by four.
- 2. SP --> A1: Move contents of stack pointer (SP) into A1. This effectively links the stack to A1. A1 is now referred to as the frame pointer.
- **3.** (SP-\$0C) --> SP: Displace the SP by the specified amount of displacement (-\$0C). This amounts to creating \$0C (12 bytes) of work space on the stack.

The MOVEM.W D1-D4, -\$8(A1) instruction at line 14 puts word operands from the D1, D2, D3, and D4 registers in the newly created work area on the stack. This amounts to passing parameters D1, D2, D3, and D4 to the other routines via the stack work area.







At line 15 the program jumps to subroutine TASK2, starting at line 22. The MOVEP.L -\$8(A1),D5 instruction at line 22 moves four alternate even bytes from the work area of the stack into the D5 register. The RTS instruction at line 23 returns the program to the calling TASK1 program, which resumes at line 16.

The UNLK A1 instruction at line 16 performs the following sequential operations:

1. A1 --> SP: Restore stack pointer SP from frame pointer A1.

2. Unstack A1: Restore original value of A1. SP increments by four.

The preceding operations effectively unlink the stack and restore the original values of the frame and stack pointers. The RTS instruction at line 17 effectively returns this routine to the main calling program.

We will now review the special instructions by means of an example problem.

Example 4.7 Address, stack, and multiple-movement operations.

CPU registers Dn and An are initialized to \$000000000. The stack pointer SP is initialized to \$000022FE. Using the software of Figure 4.14,

- 1. specify the contents of the A1, A2, and D1-D4 registers after the LEA and MOVEM instructions are executed through line 9;
- 2. show the contents of the stack during the execution of the preceding instructions;
- 3. indicate the contents of the D5 register when TASK2 (line 22) is executed.

Solution

1. Register contents: The LEA TABLE, A1 instruction loads A1 with \$00001024, which is the absolute address of TABLE. The LEA TABLE(PC), A2 instruction loads A2 with \$0000001C, which is the offset of TABLE from the current PC value. The current PC value corresponds to \$00001008 (op.word location + 2).

The MOVEM.W (A1),D1-D4 instruction loads the sequential words from TABLE into the data registers D1, D2, D3, and D4. The contents of the registers are

A1 = \$ 0 0 0 0 1 0 2 4 A2 = \$ 0 0 0 0 0 0 1 C D1 = \$ 0 0 0 0 0 1 2 3 4 D2 = \$ 0 0 0 0 0 AACB D3 = \$ 0 0 0 0 0 0 2 6 D4 = \$ 0 0 0 0 0 0 1 E

2. Stack contents: Figure 4.15 indicates the contents of the stack. The stack pointer decrements by two or four for word or long-word entries. The long-word contents of A2 are stored at \$000022FA. The original value of A1, which is to be used as a frame pointer, is stored next at \$000022F6. The current contents of the SP (\$000022F6) are transferred to A1. Thus, A1 is initialized to act as a frame pointer. Furthermore, the SP is initialized to a new value equal to \$000022EA (\$000022F6 - displacement \$0C). This effectively provides a 12-byte work area on the stack.

Word contents from D1, D2, D3, and D4 are stored between locations 000022EE and 000022F4 in the work area by virtue of the MOVEM.W D1-D4, -\$(A1) instruction. Notice that the frame pointer A1 is used to access the stack work area. The return address 00001020 from the JSR instruction is stored in the new stack area at location 000022E6.

When the UNLK instruction is performed, the SP and A1 registers are restored to their starting values of \$000022FA and \$00001024, respectively. The work area is effectively unlinked (removed) from the stack.

3. Contents of D5: The MOVEP.L -\$8(A1),D5 instruction moves four alternate bytes (long-word equivalent) from the effective address (EA) into the D5 register. The EA

FIGURE 4.15 Stack			⇒ ۷	/ord r	nem	nory 🗲	
configuration for linking and unlinking operations (Example 4.7).	Operation	Operation		ven yte		Odd byte	Contents of stack
	New stack	\$000022E6	0	0	0	0	Return address after ISR (line 16) stored
	area	22E8	1	0	2	0	
	SP new value ⇒	SP new value ⇒ \$000022EA		x	х	x	Existing data
		22EC	x	х	x	x	
	(\$0C or 12 bytes	22EE	1	2	3	4	D1 word stored
	created on stack)	22F0	Α	А	С	В	D2 word stored
		22F2	0	0	2	6	D3 word stored
		22F4	0	0	1	E	D4 word stored
	A1 frame ⇒	\$000022F6	0	0	0	0	A1 original value stored via LINK
	initialized	22F8	1	0	2	4	
	Starting SP ⇒ for link	22FA	0	0	0	0	Contents of A2 stored via PE (A2) at line 8
		22FC	0	0	1	С	
	Original SP ⇒	• \$000022FE	У	у	у	у	Top of stack for previous data
		\$00002300	У	у	У	У	

is \$000022EE. The four alternate bytes are on the even byte boundary and correspond to \$12, \$AA, \$00, and \$00. These are loaded into the D5 register with \$12 in the most significant byte position. The contents of D5 are

D5 = \$12AA0000

There are some important software considerations in the preceding example problem. It should be ensured that the work area created (12 bytes) is sufficient for passing on the parameters between tasks. Also, the linking process should maintain the even boundaries for both the frame and stack pointers. While unlinking the stack, the frame pointer should be at the initialized value. Address register indirect (ARI) with displacement is a very convenient mode for accessing the stack work area without modifying the contents of the frame pointer. It is possible to use any address register as the frame pointer. FIGURE 4.16 Defining and using MACRO functions. (Courtesy of J. Salinger, FIU.)

```
;macro.src 11/11/88
        OPT
                A
                $1400
        ORG
;defining macro EXMP
        MACRO
                X,Y,Z
EXMP
        ADDQ.\O #$X,Z
        NOP
        Y
        ENDM
;ENDM above defines end of macro
;using the macro EXMP
        MOVE.B #$FF,DO
        EXMP.B &, <MOVE.B #$01,D1>,D2
        NOP
        END
```

4.5 MACROS IN SOFTWARE DEVELOPMENT

MACRO is an assembler utility. MACRO-function generation is essentially a preprocessor step in the assembly process which may result in a sequence of processor instructions. Proper parameters are passed in a MACRO-function call.

Figure 4.16 specifies the source code of a software routine containing a userdefined MACRO function EXMP with parameters X, Y, and Z. Source code following the MACRO declaration uses the processor instructions and the X, Y, and Z parameters. The ENDM assembler directive concludes the MACRO function.

The actual routine, written at the end of the program block, uses the MACRO function. The correspondence is as follows:

EXMP.B 8,<MOVE.B #\$01,D1>,D2 | | | | | | parameter =>\0 X Y Z

When the source code is assembled, the assembler substitutes the actual instruction code for the MACRO function. The parameters are integrated into the code, as well. The assembled program is presented in Figure 4.17. It can be seen that the actual code has been substituted for the MACRO function.

Each time a MACRO function is used, the corresponding code is substituted. Although it takes up more program space, the MACRO program executes faster than the subroutines, since no stack activity is involved when the MACRO is used. Also, programmers can define several MACRO functions and develop software around them.

In the example problem that follows, we will review what we have learned about the MACRO.

LINE ADDR	
1 2 3 4 5 6 7 8 9 10	;macro.src 11/11/88 ; OPT A ORG \$1400 ;defining macro EXMP EXMP MACRO X,Y,Z ADDQ.\O #\$X,Z NOP Y ENDM :FNDM above defines and of macro
12 13 00001400 103C OOFF 14 00001404	;using the macro EXMP MOVE.B #\$FF,DO EXMP.B &, <move.b #\$D1.D1>.D2</move.b
14 00001404 5002 14 00001406 4E71 14 00001408 123C 0001 15 0000140C 4E71 16 0000140E	+ ADDQ.B #\$8,D2 + NOP + MOVE.B #\$01,D1 NOP END
ASSEMBLER ERRORS = D	

FIGURE 4.17 Assembled version of MACRO-based software from Figure 4.16.

Example 4.8 MACRO usage. Refer to Figures 4.16 and 4.17.

- 1. Specify where MACROS should be declared and written.
- 2. Specify how the MACRO function EXMP is assembled and coded.
- 3. Can a MACRO function be used several times in a software routine? Explain.

Solution

- 1. MACRO declaration: Most assemblers require that MACROS should be declared and written at the very beginning of the program. This ensures that the assembler is aware of them.
- 2. MACRO coding: The qualifier \0 corresponds to either byte, word, or long word. In our particular case, it corresponds to byte. The X parameter corresponds to 8. The Z parameter corresponds to the D2 register. The Y parameter corresponds to the MOVE.B #\$01,D1 instruction. When the code is assembled, the MACRO function EXMP is replaced by the actual sequence of instructions given in Figure 4.17.

3. MACRO usage: A MACRO function can be used several times in the program in which it is defined. The parameters may or may not be the same. Each time the MACRO function is used, the entire code is substituted.

Several MACROS can be defined and used in the same program. A program written with MACROS is easy to read and follow. Most software engineers now use MACRO functions extensively. It is necessary to be aware, however, of the amount of program space available when using MACRO functions. MACRO directives are dependent upon the assembler. Even though most of them are similar, an assembler manual should be consulted for details on MACRO directives.

4.6 SUMMARY

In this chapter, we introduced the assembly programming techniques with which to write 68000 assembly programs. Assemblers for the 68000 family of processors are available from several vendors. Most of the assemblers have similar directives. If the host computer has a different processor from the one for which the code is written, a cross assembler is used. Programs written in assembly language usually execute faster than programs written in such higher level languages as BASIC, FORTRAN, PASCAL, and C.

Assembler directives help in program development. In assembly language programming, symbols and labels are used in place of numbers and addresses. This greatly increases the readability of the programs. Symbols are usually specified at the beginning of the program to declare constants, address values, and variables. Labels are used within the body of the program.

Assembly-level programmers should be aware of different forms of instructions and addressing modes. They should be also familiar with the register resources and flag structure of the processor.

Most programming applications deal with some type of data movement, associated data processing, and decision making. The decision-making capability of the processor is used in program control applications. The software and the programming applications we considered in this chapter focused on program control.

Software engineers are programmers who are not only concerned with programming per se, but also with hardware resources, code integrity, execution timing, and optimization of the operating system.

Instructions such as DBcc, LINK, UNLK, MOVEM, and MOVEP are complex, each performing several operations. Use of these instructions makes for shorter, more efficient programs.

A MACRO is an assembler utility. A MACRO-function generation is a preprocessor step in the assembly process that may result in a sequence of processor instructions. When a MACRO function is used, the corresponding program code is substituted. The execution of a MACRO function does not involve any stacking operations; hence, it is faster than the execution of a subroutine. A MACRO function, however, uses more code memory.

PROBLEMS

- 4.1 State the difference (if any) between
 - (a) assemblers and cross assemblers;
 - (b) linkers and loaders.
- **4.2** Briefly outline the assembly process. What will happen if the program is written with instructions not known to the assembler?
- **4.3** Analyze the software in Figures 4.3 and 4.4. Does the assembled program contain the proper machine code for the listed instructions? Explain.
- 4.4 Write a program that will display the following message on the terminal:

MICROCOMPUTERS ARE GOOD TOOLS ;;

Assume there is a DISPLAY subroutine available. ASCII code for the character should be put into the D0 register and the DISPLAY subroutine called in order to display the character.

- **4.5** Write an assembly program using 68000 mnemonics and the assembler directives discussed to accomplish the following objectives:
 - (a) start the program at location \$1200;
 - (b) clear the memory words between \$2000 and \$2400.
- **4.6** Rewrite the software of Figure 4.5 to move \$200 long words of data from the location starting at \$6000 to the destination starting at \$4000. Start the program at \$00001000.
- **4.7** Write a routine to move \$2000 words from the location starting at \$6000 to the destination starting at \$5000. The memory contents are as follows:

Location	Contents
\$00006000	\$0000
6002	\$0001
6004	\$0002

After the program is run, what is contained between \$5000 and \$5010?

- 4.8 Rewrite the software in Figure 4.5 using byte transfers instead of long-word transfers.
 - (a) Do byte transfers have a specific advantage over word or long-word transfers? Explain.
 - (b) What are the disadvantages of byte transfers compared to word or long-word transfers?
- **4.9** Rewrite the software in Figure 4.6 so that the smallest data element is at the lowest address. The data elements are given in Figure 4.7.
- **4.10** A 68000-based system operates on an 8-MHz clock. It is required to generate software delays in a digital control system application.
 - (a) Write a delay routine to generate a 1-millisecond delay.
 - (b) Using the software of (a), generate a 10-millisecond delay.
 - (c) Using the software of (b), generate a 1-second delay.
- 4.11 If the system was upgraded to a 68000 processor at a 16-MHz clock,
 - (a) Explain how the delay routines of Problem 4.10 are affected;
 - (b) modify the software to obtain 1-millisecond, 10-millisecond, and 1-second delays.
- **4.12** Write 68000-based software as a subroutine to transfer the memory block between \$3000 and \$3200 to another block between \$3200 and \$3000 as shown, without modifying the data.



4.13 Repeat Example 4.4 in the chapter given the following memory contents:

Source Address	Contents	Destination Address	Contents
\$00004000	\$5786	\$00005000	\$F88A
. 4002	\$AAAA	5002	\$CCCC
4004	\$0202	5004	\$1569
4006	\$0987	5006	\$347E

- **4.14** Using the memory contents indicated in Problem 4.13, write 68000-based software to add the 4-word source string to the destination string, with the final results stored at the destination.
- **4.15** Using the memory contents indicated in Problem 4.13, write 68000-based software to subtract the source string from the destination string, with the final result in the destination.
- 4.16 Write 68000-based software as a subroutine to multiply two words stored at locations \$4000 and \$4002, with the result stored at location \$00004004. The initial contents of memory at \$4000 and \$4002 are \$0003 and \$8888, respectively. Use unsigned
 multiplication. What is the final result of the multiplication?
- 4.17 Repeat Problem 4.16 using signed multiplication.
- **4.18** Write software to perform unsigned division of X variable by Y variable. X and Y are stored at \$5000 and \$5004, respectively. The division result should be contained in the D2 register.

If X = AABBCC00 and Y = 0008, indicate the contents of D2 after the division.

- 4.19 Repeat Problem 4.18 using signed division.
- **4.20** Rewrite the software in Figure 4.13 using DBEQ in place of DBNE to perform the same task.
- 4.21 What will happen if the flags are not conditioned before DBcc conditions are used? Can two or more DBcc conditions be nested? Explain. What precautions should be taken in nesting DBcc, if it is possible.

4.22 Rewrite the software in Figure 4.14 replacing the LINK and UNLK instructions with equivalent instructions to accomplish the same task.

Which software—with LINK and UNLK or without—is more memory efficient? Why?

- **4.23** The LINK A1, #-\$0C instruction at line 13 of Figure 4.14 is replaced by LINK A1, #-\$10.
 - (a) Describe the corresponding modification for the UNLK A1 instruction.
 - (b) Indicate the contents of the stack while the software is being executed.
 - (c) State the values of the A1, A2, and A7 registers after the LINK instruction is executed.
 - (d) State the contents of the A1, A2, and A7 registers after the modified UNLK instruction is executed.
- **4.24** Why are MACRO functions useful? Is there any limit to how many MACRO functions can be used? Explain.
- **4.25** Write a single MACRO function called CLEARD to clear all 32 bits of all the data registers.
- **4.26** Write a single MACRO function called CLEARA to clear all 32 bits of the A0–A6 address registers. (*Note:* Address registers cannot be directly cleared!)
- **4.27** A MACRO function called INIT uses ten 68000 instructions and occupies 32 words of program memory space. In a control system software application, the INIT function is used eight times with different parameters passed. When the software is assembled, how much program space is occupied by all the MACRO functions? Explain.

ENDNOTES

- 1. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 2. Harman, T., and Lawson, B. *The Motorola MC68000 Microprocessor*. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 3. Scanlon, L.J. The 68000: Principles and Programming. Indianapolis: Howard W. Sams, 1981.
- 4. Kane, G.; Hawkins, D.; and Leventhal, L. 68000 Assembly Language Programming. New York: McGraw-Hill, 1981.
- 5. Motorola, Inc. MC68000 16/32-Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 7. Andrews, M. Self-Guided Tour through the 68000. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 8. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).

CHAPTER

68000 Exception Processing Considerations

Objectives

In this chapter we will study:

General concepts of exception processing The exception table and vectors Reset exception processing Interrupt exceptions and applications Trap exceptions and applications Error exceptions and applications

5.0 INTRODUCTION

An **exception** is a deviation from the normal processing sequence. The 68000 processor operates in the supervisor mode to handle exceptions. The supervisor mode is entered into automatically whenever the 68000 senses and services an exception routine request. An exception may be caused by an external hardware condition, an internal instruction, or an error condition.

Reset and interrupts are two exceptions caused by the system hardware. Internally generated exceptions include instructions, such as TRAPs and CHK, as well as error conditions, such as address error, bus error, privilege violation error, illegal instruction error, and zero-divide error. Other conditions, such as the TRACE mode of operation, also cause exceptions. The processor follows a specific sequence of operations in handling these exceptions.

Study of the exception processing concepts presented in this chapter will provide the necessary background to handle exception conditions in the 68000 family of processors. It will also help explain the user and supervisor modes of operation. The concepts apply to all 68000- and 68008-based systems; hence, no specific mention is made of the 68008. Exception processing for the 68010 and 68020 processors is similar to that for the 68000 processor. Due to additional resources and virtual memory schemes, however, exception processing for the 68010 and 68020 includes extra features. These features will be discussed in later chapters.

5.1 GENERAL CONCEPTS OF EXCEPTION PROCESSING

Exception processing is a privileged mode of operation in which the 68000 microprocessor operates in the supervisor mode. In this mode, the S bit in the status register is set to 1 and the SSP (supervisor stack pointer) controls the stack. Figure 5.1 indicates the 68000 exceptions with their established priority scheme and the relative timing for recognizing and starting the exception processing. Group 0 exceptions have the highest priority; Group 1 exceptions, the next highest; and Group 2 exceptions, the lowest priority. Within Group 0, the reset exception has the highest priority.

The Exception Vector Table and Exception Vectors

Exception vectors refer to memory locations from which the processor fetches the address of a routine to handle the exception. All exception vectors correspond to a long word. There are up to 256 such vectors, occupying 1 kilobyte of memory between \$000000 and \$0003FF. This dedicated memory is called the **vector table.**¹

The vector table for the 68000 is presented in Figure 5.2. The two reset vectors, 0 and 1, are in the supervisor program space; all other vectors are in the supervisor data space.

Priority Group	Exception	Particulars of Occurrence				
0 (Highest	Reset Address error	Hardware-activated input for system master control Error in addressing operands				
priority)	Bus error	Hardware memory access error				
	Trace	Single-step operation mode				
1	Interrupt	Hardware inputs to processor to obtain pro- cessor attention				
	Illegal instruction	Nonexistent instructions or op.codes used				
	Privilege violation	Privileged instructions used in user mode				
	TRAP	Software initiated				
2	TRAPV	Software initiated on overflow				
2	СНК	Data register beyond specified limits				
	Zero divide	Division by zero encountered				

Group 0: Current activity suspended at the end of the clock cycle. Exception processing starts within two clock cycles.

Group 1: Current activity suspended at the end of the bus cycle or the instruction cycle (for trace and interrupts). Exception processing starts before the next instruction.

Group 2: Current activity suspended within the instruction cycle. Exception processing starts as an instruction.

FIGURE 5.1 Exception grouping and priority scheme for the 68000 and the relative timing for exception processing.

Reset Exception Processing

Figure 5.3 illustrates the reset exception processing sequence. Reset is a hardwareactivated input to the processor. The reset exception initializes the system; hence, the processor does not copy or store any information before starting reset exception processing, as it does for other exceptions. On power-up reset, the processor goes into the supervisor mode, turns the trace condition off, and sets the interrupt mask level at 7 (highest). This is a **cold start** of the system. Reset input can also be activated by a pushbutton while the processor is running. In this case, the processor suspends current activity at the end of the clock cycle and reinitializes the system. This is referred to as a **warm start**. A cold start requires system stabilization and requires more time than a warm start.

In either case, the processor fetches the contents of vector 0 at location \$000000 from the vector table and loads them into the supervisor stack pointer (SSP). It fetches the contents of vector 1 at location \$000004 from the vector table and loads them into the program counter (PC). The processor then executes the reset exception routine be-

ginning at the location addressed by the PC. These two reset vectors are contained in the system ROM to retain their values when the power is shut off.²

If a bus error condition occurs while fetching vectors 0 or 1, the processor encounters a double bus fault condition and goes into a halt state. The hardware has to be de-

able for the COOOL (Counters of	Vector	Add	lress			
Able for the 68000. (Courtesy of Adotorola Inc.)	Number(s)	Dec	Hex	Space	Assignment	
	0	0	000	SP	Reset: Initial SSP	
and the second second	1	4	004	SP	Reset: Initial PC	
	2	8	008	SD	Bus Error	
	3	12	00C	SD	Address Error	
and the local data	4	16	010	SD	Illegal Instruction	
	5	20	014	SD	Zero Divide	
	6	24	018	SD	CHK Instruction	
	7	28	01C	SD	TRAPV Instruction	
	8	32	020	SD	Privilege Violation	
and the second second	9	36	024	SD	Trace	
	10	40	028	SD	Line 1010 Emulator	
	11	44	02C	SD	Line 1111 Emulator	
	12	48	030	SD	(Unassigned, Reserved)	
	13	52	034	SD	(Unassigned, Reserved)	
	14	56	038	SD	Format Error	
	15	60	03C	SD	Uninitialized Interrupt Vector	
	16-23	64	040	SD	(Unassigned, Reserved)	
		92	05C		-	
	24	96	060	SD	Spurious Interrupt	
	25	100	064	SD	Level 1 Interrupt Autovector	
	26	104	068	SD	Level 2 Interrupt Autovector	
	27	108	06C	SD	Level 3 Interrupt Autovector	
	28	112	070	SD	Level 4 Interrupt Autovector	
	29	116	074	SD	Level 5 Interrupt Autovector	
	30	120	078	SD	Level 6 Interrupt Autovector	
and the second s	31	124	07C	SD	Level 7 Interrupt Autovector	
	32-47	128	080	SD	TRAP Instruction Vectors	
		188	OBC			
the second se	48-63	192	0C0	SD	(Unassigned, Reserved)	
		255	0FF			
	64-255	256	100	SD	User Interrupt Vectors	
		1020	3FC			
				L		





bugged before the processor can be restarted. Hardware details relating to the reset, halt, and error conditions will be discussed in subsequent chapters.

General Scheme of Exception Processing

As previously mentioned, exception processing is carried out in the supervisor mode. When an exception (other than the reset) occurs and is recognized, the processor suspends current execution as indicated in Figure 5.1. It makes a copy of the current status register (SR) to retain the original contents. If the processor is already in the supervisor mode due to an earlier exception, it continues in that mode to service the current exception. However, if the processor is in the user mode, it moves into the supervisor mode to service the current exception. For exception processing, the stack used is the supervisor stack.³

The general exception sequence is presented in Figure 5.4. After setting the S bit to 1 for the supervisor mode, the trace condition is turned off (T = 0). For interrupts, the interrupt mask level is set to the new value. The processor stacks the current PC and the copied SR. For address and bus error exceptions, additional processor information is stacked. The processor then fetches the appropriate exception-vectored address from the



vector table and loads it into the PC. It then begins exception processing starting at the new address.⁴

The last instruction of an exception routine (other than a reset routine) is RTE (return from exception). When the RTE instruction is encountered, the processor restores the stored PC, SR, and any other information relating to the suspended process from the stack. It then resumes the execution of the suspended process.

We will now review the reset and general exception sequences with the help of an example problem.

Example 5.1 Reset and general exception sequences.

For a particular 68000-based system, the contents of the vector table are as shown:

Vector Number	Hex Address	Hex Word Contents	Assignment Type
Q	000000	0000	SSP on reset
		0A 00	
1 '	000004	0000	PC on reset
		8400	
2	000008	0000	PC on bus error
		8800	
:		:	:

- 1. Where are the SSP and the top of the stack initialized on power-up?
- 2. Where does the reset routine start? Why?
- **3.** Are the contents of the stack memory of any particular value at the power-up reset condition? Why?
- 4. What are the primary differences between the reset and the general exception sequences?

Solution

1. Initialization of the SSP and top of the stack: Long-word contents corresponding to vector 0 at location \$000000 are \$00000A00. These are fetched by the processor and loaded into the SSP, which refers to the top of the stack. Thus, the top of the stack is initialized at

SSP = \$00000A00

2. Reset routine: Long-word contents corresponding to vector 1 at location \$000004 are \$00008400. These are fetched by the processor and loaded into the PC. Thus, the reset routine starts at

PC = \$00008400

- **3.** Initial contents of the stack: For the reset operation, the initial contents of the stack on power-up are of no consequence. This is because the reset routine initializes the system; it does not depend on any stacked contents.
- 4. Differences between reset and general exception sequences: The following are the primary differences:

Reset Exception	General Exception
Processor registers are not stacked.	PC and copied SR are at least stacked.
Two reset vectors to initialize SSP and PC.	Only one vector, the contents of which are loaded into PC.
No RTE at the end of the reset routine, and no return address.	RTE at the end of the routine returns the processor to the suspended program.

At the end of a successful reset routine, the system is properly initialized and is ready to perform other operations and handle exception conditions. We will now study the details of the other general exceptions.

5.2 INTERRUPT EXCEPTIONS AND APPLICATIONS

Interrupts are hardware signals from the I/O devices and systems to obtain the attention of the processor. These signals are encoded and applied as $\overline{IPL2}$, $\overline{IPL1}$, and $\overline{IPL0}$ inputs to the processor. Figure 5.5 illustrates the 68000 interrupt structure. A level 7 interrupt ($\overline{IPL2}$ $\overline{IPL1}$ $\overline{IPL0} = 0$ 0 0) has the highest priority and a level 1 interrupt ($\overline{IPL2}$ $\overline{IPL1}$ $\overline{IPL0} = 1$ 1 0) has the lowest. A level 0 interrupt signifies that no interrupt is pending.⁵



FIGURE 5.5 The 68000 interrupt structure and interface.

Interrupt Mask Levels

The I2, I1, and I0 bits of the system byte in the status register specify the **interrupt mask level**. A higher level interrupt than the mask level can interrupt the processor and be recognized. Any interrupt lower than or equal to the mask level will not be recognized; it is effectively masked out. The interrupt mask level is automatically adjusted to the interrupt level that is being recognized and serviced.

Interrupts 1 through 6 are maskable. Interrupt 7 is a **nonmaskable interrupt** (NMI). Even if the mask level is at 7, if an interrupt 7 occurs and satisfies the timing requirements, the processor must recognize and service it. When an interrupt is recognized, the processor generates an interrupt acknowledge cycle by activating the appropriate address lines (A1–A23) and the function code outputs FC2, FC1 and FC0.

An external decoder decodes this cycle and provides the corresponding interrupt acknowledge signals (IACK1-IACK7) to the interrupting devices. Hardware and timing details of these signals will be discussed in subsequent chapters.

Interrupt processing is similar to general exception processing. On recognizing the interrupt, the processor suspends current activity at the end of the instruction and makes a copy of the status register. The processor sets the S bit to 1 and moves into the supervisor mode. It then sets the interrupt mask level to a new value corresponding to the interrupt being recognized. The processor stores the current PC and the copied SR on the supervisor stack. The stored PC points to the next instruction to be executed in the suspended routine. The processor then fetches the appropriate interrupt-vectored address from the vector table and begins the interrupt exception processing starting at that vectored address.

Autovector and User Vector Methods

There are two methods, known as the autovector method and the user vector method, to obtain the interrupt vectors and service the interrupting device. In response to the IACK signal from the processor, the interrupting I/O device generates the \overline{VPA} signal for the autovector method, or the \overline{DTACK} signal for the user vector method.

In the **autovector method**, the processor obtains the address for the interrupt service routine directly from the vector table. Vector 25 corresponds to a level 1 interrupt and vector 31 corresponds to a level 7 interrupt. The processor reads the contents of the appropriate vector location and loads them into the PC. It begins the interrupt exception routine starting at that address.

In the **user vector method**, an interrupting device provides an 8-bit user vector number Vn (vector numbers 64 through 255) on the data bus D0-D7. The processor reads this vector number and configures the vector location by multiplying the vector number by 4. The processor reads the contents of this location and loads them into the PC. It then begins the interrupt exception routine starting at that address.

A higher level interrupt can always interrupt a lower level interrupt. The processor suspends the lower level interrupt, services the higher level interrupt, and then resumes the suspended interrupt processing. Interrupts are nested and serviced in this manner.⁶

The following example problem provides a review of interrupt exception processing.

Example 5.2 Interrupt exception processing.

Figure 5.6 illustrates an interrupt-driven 68000-based system and the exception vector table contents. The processor is executing a user program as follows:

PC	Mnemoni	ic
\$001200	MOVE.W	DO,D3
\$001202	CLR.W	DO
\$001204	NOP	
\$001206	JMP	(A4)

The internal register values are

SSP =\$00000A00 USP =\$0000C400 SR =\$0200



- 1. Interrupt 5 from the printer occurs as the processor is executing the CLR.W D0 instruction. Will it be recognized? What are the levels of the IPL2, IPL1, and IPL0 signals for interrupt 5?
- 2. Indicate the contents of the SR and the stack after interrupt 5 is recognized and is ready to be serviced. Where does the interrupt 5 exception routine start if it is autovectored?
- 3. When interrupt 5 is being serviced and the PC is pointing to the next instruction at \$00008A4C, interrupt 7 occurs. Indicate the contents of the SR and the stack after

the interrupt is recognized and is ready to be serviced. Assume the user byte remains at the same value.

4. Assume interrupt 7 provides user vector Vn = 64 = \$40. Where does the interrupt 7 exception routine start?

Solution

Figure 5.7 shows the contents of the status register and the supervisor stack.



1. Interrupt 5: Initially, the SR contains \$0200. This implies that the processor is in the user mode (S bit = 0) and the interrupt mask level is at 2 (I2 II I0 = 0 I 0). Interrupt 5 is higher than the mask level; thus, it is recognized.

IPL2, IPL1, and IPL0 inputs to the processor are active low. To signify interrupt 5, their logic levels are

 $\overline{\text{IPL2}} \overline{\text{IPL1}} \overline{\text{IPL0}} = 0 \ 1 \ 0$

2. SR and stack after interrupt 5: The processor completes the CLR.W D0 instruction, which sets the Z flag to 1 and the other flags to zero, before attending to interrupt 5. Thus, the user byte of the SR becomes \$04. The system byte remains at \$02. The processor internally copies these contents of the SR (= \$0204) and moves into the supervisor mode by setting the S bit to 1. It then changes the interrupt mask level to 5. Thus, the SR becomes \$2504 after interrupt 5, as indicated in Figure 5.7(a).

The PC points to the next instruction (NOP) at location 00001204. The processor stores this PC value and the copied SR on the supervisor stack, as indicated in Figure 5.7(b).

The autovector number for interrupt 5 is 29, corresponding to vector location 000074, as indicated in Figure 5.6(b). The contents of this location (= 00008A00) are loaded into the PC. Thus, the interrupt 5 exception routine starts at

PC location = 00008A00

3. Interrupt 7: Interrupt 7 is nonmaskable; thus, it is recognized. The processor suspends the interrupt 5 routine, makes a copy of the SR, and changes the system byte to \$27 (S bit = 1; mask level = 7). The SR after interrupt 7 is \$2704, as indicated in Figure 5.7(a).

The processor stacks the current PC value (= 00008A4C) and the copied SR (= 2504), as indicated in Figure 5.7(b).

4. User vector for interrupt 7: User vector number Vn = 64 = \$40 for interrupt 7 corresponds to vector location $$0100 (= 4 \times $40)$, as indicated in Figure 5.6(b). The contents of this location (= \$00009A44) are loaded into the PC. Thus, the interrupt 7 exception routine starts at

PC location = 00009A44

As previously discussed, the last instruction at the end of an exception routine is RTE. When RTE is encountered at the end of the interrupt 7 exception routine, the processor restores the stored SR and PC (= \$2504 and \$00008A4C, respectively), which correspond to the suspended interrupt 5 processing, from the stack. The processor then resumes the suspended interrupt 5 processing.

Similarly, when RTE is encountered at the end of the interrupt 5 exception routine, the processor restores the earlier stored SR and PC (= 0204 and 0001204, respectively), which correspond to the suspended user program, from the stack. The processor then resumes the suspended user program.

5.3 TRAP EXCEPTION PROCESSING AND APPLICATIONS

Traps are exceptions caused by instructions. There are 16 TRAP instructions: TRAP #0 through TRAP #15, corresponding to the vector numbers 32 through 47 of the vector table.

Using System Resources in the Supervisor Mode via Traps

Most system resources are under the control of the operating system. In the 68000 family of processors, operating system resources can only be handled in the supervisor mode. TRAP instructions are similar to software interrupts; they can be used within a program to move into the supervisor mode and use the system resources.

Similarly, traps can be used to move into the supervisor mode to use privileged instructions. Essentially, traps provide a convenient means of intercommunication between the user and supervisor modes.⁷

Trap Software Routines and Applications

Trap exception processing is similar to interrupt processing. When a TRAP instruction is encountered, the processor concludes the current instruction, copies the SR internally, and moves into the supervisor mode by setting the S bit to 1. The T (trace) bit is turned off. The processor then stores the current PC and the copied SR on the supervisor stack. The stored PC points to the next instruction after the TRAP instruction in the program.

The processor then fetches the appropriate TRAP-vectored address from the vector table, loads it into the PC, and begins the TRAP exception processing starting at that address. RTE is the last instruction in any TRAP exception routine. When the RTE instruction is encountered, the processor restores the stored PC and SR and resumes the original program.

The TRAPV instruction generates an exception (vector 7) if an overflow condition is detected in the previous operation. The TRAPV instruction is similar to the TRAP instruction, except that TRAPV does not require an operand field and will generate an exception only if the overflow (V) flag is set.

The user stack pointer (USP) is considered a system resource and can only be initialized in the supervisor mode. Figure 5.8 consists of an operating system routine writ-

LINE ADDR	
1	<pre>;TRAP.src 12/31/88</pre>
2	;TRAP type exception routine
3	;which initializes the USP
4	;with the contents of the
5	;A2 register
6	;
7	OPT A
8	ORG \$1200
9	;load contents of A2 into USP
10	;and return
11 00001200 4E62	MOVE.L A2,USP
12 00001202 4E71	NOP
13 00001204 4E73	RTE
14 00001206	END

FIGURE 5.8 Operating system exception routine to initialize the USP (Example 5.3).

ten as an exception routine that initializes the USP. This routine starts at \$00001200. The MOVE.L A2,USP instruction at line 11 initializes the USP with the contents of the A2 register. The RTE instruction at line 13 returns control back to the calling program.

The user can call this program via a TRAP instruction. The user must load the starting address of the exception routine at the vector table location corresponding to the TRAP being used. The user must also pass the parameter value for the USP (through the A2 register) while calling the TRAP routine.

The following example problem focuses on the software details of TRAP instruction use.

Example 5.3 Using TRAP exceptions.

Figure 5.8 shows an operating system exception routine starting at \$00001200. The routine initializes the USP.

- 1. In order to call the routine, the TRAP #1 instruction must be used. Develop an appropriate software routine that uses TRAP #1 and initializes the USP at \$00002000.
- 2. Is there any priority scheme associated with TRAP instructions? Explain.

Solution

1. Software using TRAP #1: The TRAP #1 vector number is 33, which corresponds to vector address location \$0084 in the vector table of Figure 5.2. The user can load the starting address of the USP initialization routine (= \$00001200) into the vector location and use the TRAP #1 instruction to call the routine.

A software routine to accomplish the task in question is presented in Figure 5.9. Between lines 14 and 16, \$00001200 is loaded into vector location \$0084. At lines 20 and 21, an initialization value of \$00002000 is loaded into the A2 register (to be passed on as the USP parameter for the TRAP #1 routine), and the TRAP #1 routine is called. The TRAP #1 exception routine (Figure 5.8) loads the passed-on value (\$00002000) into the USP and returns to the original calling program. The JMP (A3) instruction at line 23 causes an indirect jump to the user I/O routine, the address of which is contained in the A3 register.

2. Priority for TRAP instructions: There is no priority scheme for TRAP instructions. This is because the TRAPs are software instructions which are executed in the sequence of their occurrence in the program.

LINE ADDR	
1 2 3 4 5 6 7 8 9	TRAPL.src 12/31/88 TRAP1 routine initializes user stack pointer AD = \$00000000 refers to the beginning of vector table. TRAP1 routine starts at \$00001200. A3 contains the address of user I/0 routines.
11	OPT A
12	ORG \$DD1100
13	;load TRAP1 address into
14 00001100 207C 0000 0000	;vector location \$DD0D0084.
15 00001106 227C 0000 1200	MOVEA.L #\$D0D0D000,A0
16 0000110C 2149 0084	MOVEA.L #\$D0001200,A1
17	MOVE.L A1,\$DD84(A0)
18	;call TRAP1 routine to initialize
19	;the user stack pointer at \$D0002000.
20 00001110 247C 0000 2000	MOVEA.L #\$00002000,A2
21 00001116 4E41	TRAP #1
22	;jump to user I/O routines through (A3)
23 00001116 4ED3	JMP (A3)
24 00001118	END

FIGURE 5.9 TRAP1 routine initialization and use by the calling programs (Example 5.3).

In general, any TRAP #n (n = 0-15) can be used in the preceding example as long as the starting address of the exception routine is loaded into the appropriate vectored address location. Each time a TRAP routine is called, the current PC and the copied SR are stored on the supervisor stack. The user should ensure that sufficient supervisor stack space is available if several TRAP #n instructions are to be nested.

5.4 ERROR-RELATED EXCEPTIONS

The 68000 processor handles error conditions as exceptions in the supervisor mode. Operating system routines are written in the supervisor mode for the 68000 family of processors. Error-handling routines to help the user can be written by the operating system designer.

Upon detecting an error condition, the processor suspends current execution, copies the SR, and moves into the supervisor mode. It turns off the trace and stacks the copied SR and the current PC (which points to the next instruction in the suspended routine). In certain error conditions (bus and address errors, for example), additional processor information is saved on the stack. The processor then goes to the corresponding vector location in the vector table, fetches the address of the exception routine, and executes it in response to the detected error condition.

Illegal Instruction, Unimplemented Instruction, and Privilege-Violation Conditions

Illegal Instruction The first word of an instruction is always an op.word. When the fetched op.word does not correspond to any of the defined op.words, an illegal instruction error condition occurs. Three bit patterns always force an illegal instruction error condition for the 68000 family of processors: \$4AFA, \$4AFB, and \$4AFC. The first two patterns are reserved for Motorola; the third is for general use. This exception returns control to the operating system in case of any illegal op.codes, thus preventing unpredictable operation. The vector number for the illegal instruction is 4.

Exception processing for illegal instructions is similar to that for traps. After the instruction op.code has been fetched and decoding attempted, the processor recognizes that the execution of an illegal instruction is being attempted. It then starts the exception processing.

Unimplemented Instruction Op.word patterns with bits 15 through 12 equaling 1010 or 1111 (\$A or \$F) are distinguished as unimplemented instructions. When these codes are discovered by the processor, unimplemented exception processing results. Higher level processors, such as the 68020, use these op.codes for coprocessor support and emulations. The vector numbers for the two conditions mentioned are 10 and 11.

Privilege Violation In order to provide system security, some instructions for the 68000 dealing with the status register, stack pointer, and system operation are privileged. Examples are the following:

AND immediate to SR (for status register violation); EOR immediate to SR (for status register violation); MOVE to SR (for status register violation); OR immediate to SR (for status register violation); MOVE USP (for stack pointer violation); RTE (return-from-exception instruction); RESET (reset instruction); STOP (stop-the-processor instruction).

These instructions may be used only in the supervisor mode. An attempt to use any of them in the user mode results in a privilege-violation exception.^{5,7}

Exception processing for a privilege violation is similar to that for an illegal instruction. Control is returned to the operating system in case of any privilege violation, thus protecting system resources and routines from being modified by the user. The vector number for the privilege-violation condition is 8.

Uninitialized and Spurious Interrupt Exceptions

Uninitialized Interrupt In the case of the user vector method for interrupt processing, if the 68000 family I/O device is not initialized, it provides default vector number 15 during the interrupt acknowledge cycle. The processor recognizes this as an uninitialized interrupt condition and initializes exception processing.

Spurious Interrupt A spurious interrupt condition results from a bus error during the interrupt acknowledge cycle. The processor recognizes this condition and initiates spurious interrupt exception processing. The vector number for a spurious interrupt is 24.

Exception processing for uninitialized and spurious interrupts is similar to trap exception processing. These two exceptions return control to the operating system in case of an interrupt vector error, thus preventing any ambiguous interrupt processing.

Zero-Divide, CHK, and Trace Exception Conditions

Zero-Divide Exception A zero-divide exception occurs when division by zero is attempted during the execution of a divide instruction. This exception prevents the processor from going into an indefinite loop. The vector number for a zero-divide exception is 5.

CHK Exception A CHK exception occurs when the data register associated with the CHK instruction is out of bounds. This exception returns control to the operating system if boundaries are crossed in case of a multitasking operation. The vector number for the CHK exception is 6.

Trace Exception A trace exception occurs when the T (trace) bit in the system byte of the status register is set. When the T bit is set at the beginning of program execution, the processor executes one instruction at a time and goes to trace exception. In trace exception routines, the results of the instruction just executed are displayed. Essentially, the processor goes into a single-step mode for software debugging. The vector number for the trace exception is 9.

The zero-divide, CHK, and trace exceptions occur during program execution. They prevent the processor from getting hung up on errors. Appropriate exception routines that provide proper feedback to the user should be written by the operating system designer so that exception conditions can be handled efficiently.

We will now present an example problem to review the error conditions and exceptions studied thus far.

Example 5.4 Error conditions and exceptions.

A 68000-based system is operating in the user mode. In each of the following situations, state whether an error or exception condition will be generated. Indicate the exception vectors, as appropriate.

- 1. The processor tries to execute an op.code corresponding to the CLR.W A4 instruction.
- 2. The processor tries to execute MOVE.W D6,SR.
- 3. The processor tries to execute the following sequence:

Solution

- 1. CLR.W A4 instruction: This is an illegal instruction, since the address register direct addressing is not defined in the CLR instruction. The processor recognizes this as an illegal instruction error condition and initiates the exception processing sequence. The vector number for the illegal instruction is 4.
- 2. MOVE.W D6,SR instruction in user mode: Moving information into the status register while in the user mode results in a privilege-violation error condition. The processor recognizes this and initiates the privilege-violation exception sequence. The vector number for the privilege violation is 8.
- 3. CLR.L D0 and DIVU D0,D2 instructions in sequence: The CLR.L D0 instruction clears the D0 register. The DIVU D0,D2 instruction attempts a division-by-zero operation, since D0 has been cleared earlier to the zero condition. The processor recognizes this and initiates the zero-divide exception sequence. The vector number for a zero-divide exception is 5.

In response to the zero-divide error in the preceding example, an exception routine will display a message:

division by zero attempted

Suppose this routine starts at address \$00001400. This starting address should be loaded as a long word at location \$014 (corresponding to vector number 5) during system initialization. When the zero-divide error condition occurs, the exception routine will be executed.

Address and Bus Error Conditions

Address Error An address error occurs when the 68000 processor attempts to access a word or long-word operand or an instruction at an odd address. When the processor discovers an address error, it aborts the current bus cycle, copies the SR, and goes into the supervisor mode. It stores the copied SR, the PC (pointing to the possible next instruction), and some additional information on the supervisor stack, as shown in Figure 5.10. The supervisor stack frame for a bus error is similar.^{5,6,7}

	$b15$ $b14$ $b13$ \cdots \cdots	• •	b4	63	b2	b 1	b
•	Special status word (see below)		R/W	I/N	FC2	FC1	FC
	Access address H	ligh w	/ord	_			
	Access address L	.ow w	ord				
	Instruction register	Op. w	ord				
	Status register						
	Program counter H	ligh w	ord				
	Program counter L	.ow w	ord				
	$R/W \Rightarrow$ Read/write: write = 0 and read =	1					
	YAY NY YAY YAY YAYA						

 $I/N \Rightarrow$ Instruction/not: Instruction = 0 and not =

FC2 FC1 FC0 ⇒ Function codes

SSP ⇒



The stored instruction register points to the instruction in which the address error was detected. The **fault access address** refers to the actual physical address where the address error occurred. The **special status word** refers to the actual internal conditions of the processor at the occurrence of the address error. This information is useful in the software debugging process.

An address error exception prevents the 68000 processor from any word misalignment in accessing instructions or operands. The vector number for the address error is 3.

Bus Error A bus error occurs when the processor attempts to access nonexistent memory or I/O and the interface logic activates $\overline{\text{BERR}}$ (bus error) input to the processor, as shown in Figure 5.11. Time-out circuitry in the interface logic generates the $\overline{\text{BERR}}$





input to the processor instead of the normal DTACK if the memory or I/O fail to respond within a given time.

Bus error exception processing is similar to address error processing. A bus error exception prevents the processor from indefinitely waiting for nonexistent memory or I/O to respond. The vector number for the bus error is 2.

The following example problem will enhance our understanding of address and bus errors.

Example 5.5 Address and bus errors.

For the 68000-based system of Figure 5.11, memory and I/O are physically contained between \$000000 and \$0FFFFF. The initial values of the registers are

SSP = \$00000A00 USP = \$00002000 SR = \$0600

The program of Figure 5.12 is run.

LINE ADDR	
1 2 3 4 5 6 00001000 207C 00FF AA00 STRT 7 00001006 227C 0000 0CC3 8 0000100C D090 9 0000100E 5980 10 00001010 60EE 10 00001012	;berr.src 1/5/89 ;demonstrates bus and ;address errors OPT A ORG \$1000 MOVEA.L #\$00FFAA00,A0 MOVEA.L #\$00000CC3,A1 ADD.L (A0),D0 SUBQ.L #04,D0 BRA.S STRT END
ASSEMBLER ERRORS = 0	SYMBOL TABLE
NARG DODODODO STRT DODO1000	

FIGURE 5.12 Software with bus and address errors (Example 5.5).

- 1. The conditions given will result in an error exception sequence when the program is run. What type of error is involved? Explain.
- 2. Indicate the stack format for the error exception in (1).
- **3.** The ADD.L (A0),D0 instruction at line 8 (Figure 5.12) is replaced with the ADD.L (A1),D0 instruction, and the program is rerun. Will there be an error condition now? How does the stack look for this error?

Solution

- 1. Error condition: There is a bus error condition. It occurs during the execution of the ADD.L (A0),D0 instruction at line 8, while trying to access the source operand. The effective address of the source operand [\$00FFAA00 (contents of A0)] is beyond the available memory and I/O range, and is nonexistent. The interface logic therefore generates the BERR signal, and the processor initiates the bus error exception sequence.
- 2. Stack format: On detecting the bus error condition, the processor moves into the supervisor mode. The supervisor stack is used for storing the processor registers and the operands.

Figure 5.13 illustrates the supervisor stack format and the contents for the bus error exception: the PC corresponds to the next instruction (SUBQ.L #04,D0). SR is the copied status register at the time of the exception. Stored op.word \$D090 corresponds to the instruction where the bus error occurred. The fault access address (\$00FFAA00) is the actual physical address where the bus error fault condition occurred.

FIGURE 5.13 Supervisor stack	SSP	Me	mory	,	word	Stored operand details
contents for the bus error condition (Example 5.5).	\$0009F2	0	0	1	9	Special status word (see below)
	\$0009F4	0	0	F	F	Fault access address (high word)
	\$0009F6	A	A	0	0	Fault access address (low word)
	\$0009F8	D	0	9	0	Instuction op.word
	\$0009FA	0	6	0	0	Copied status register
	\$0009FC	0	0	0	0	Program counter (high word)
	\$0009FE	1	0	0	Е	Program counter (low word)
	\$000A00	x	x	 x	x	Top of stack (contains previous operand)
						: :

Spec	a	Sta	nus	s w	orc	1 20	101	90	:01	les	ponus	10				
b15	•	e		•	•	•	•		٠	•	_b5	b4	b3	b2	b1	b0
												R/W	I/N	FC2	FC1	FCC
0	•	•	•	•	•	•	•	•	•	•	0	1	1	0	0	1

The stored special status word signifies that the fault occurred while reading a data operand from user data space.

3. ADD.L (A1),D0 instruction: There is an address error condition. It occurs while trying to access the source operand. The effective address of the source operand [\$00000CC3 (contents of A1)] is within the physical memory, but is odd. The processor recognizes this long-word access at an odd address as an address error and initiates the address error exception sequence.

The supervisor stack format for the address error is similar to that for the bus error.

When the stack frame for the bus and address errors in the preceding example is examined, the fault conditions can be analyzed and corrected. In 68010/12 processors, additional information is stored on the stack for possible virtual memory implementation, which we will study later, in conjunction with those processors. In 68020/30 processors, word and long-word data operands can be accessed at an odd address without generating an address error condition.

Double Bus Fault Condition

This is a catastrophic failure in which the processor comes to a complete halt. The double bus fault occurs when

- a bus error occurs while accessing the reset vectors;
- a bus error occurs during the exception processing sequence of an earlier bus or address error; or
- there are nested combinations of bus error and illegal instruction exception processing operations.

The processor also activates the **HALT output line**, which halts any peripherals connected to the halt line. This prevents a system runaway condition. Software and hardware must be debugged and the system reinitialized to recover from a double bus fault condition.^{2,4,7}

5.5 SUMMARY

An exception condition is a deviation from the normal condition. The 68000 processor handles the exception in the supervisor mode.

External hardware conditions, such as reset and interrupts, cause exceptions. So do instructions, such as TRAPs and CHK, under certain conditions. Error conditions, such as privilege violations, illegal instructions, unimplemented instructions, zero-divide operations, bus errors, and address errors, also cause exceptions.

Appropriate software routines written as part of the operating system in the supervisor mode handle exceptions. On the occurrence of any type of exception, the processor moves into the supervisor mode.

One kilo byte of memory between \$000000 and \$0003FF of a 68000-based system corresponds to the exception vector table. This table contains the starting addresses of the exceptions. On the occurrence of an exception, the processor fetches the starting address of the corresponding exception routine from this table.

The reset exception has the highest priority; it initializes the system resources and conditions. Stacking of the registers is not done during reset exception processing. Vector 0 corresponds to the supervisor stack pointer and vector 1 corresponds to the program counter for the reset exception.

Hardware interrupts from the external I/O and peripherals are meant to obtain the attention of the processor. The interrupts follow a priority scheme involving the three interrupt mask bits of the status register. Interrupt 7 is at the highest priority level and is a nonmaskable interrupt (NMI). Interrupts 6 through 1 are at successively lower priority levels and are maskable. They can be masked by setting the interrupt mask level in the system byte of the status register to a higher level. Interrupt 0 implies that there is no pending hardware interrupt.

TRAP instructions are similar to software interrupts; they are used to move from the user mode into the supervisor mode. This allows users to employ system-level resources.

A privilege-violation error condition occurs when an attempt is made to use privileged instructions in the user mode. If an instruction code that does not correspond to any of the permissible codes is used, an illegal instruction error condition occurs. When an attempt is made to access nonexistent memory or I/O, the external logic activates BERR (bus error) input to the processor. The processor recognizes this and goes into bus error exception processing. When a word or long-word access attempt is made at an odd address, an address error condition occurs.

The processor does not stack any information for reset exception processing. For all other exceptions, the copied SR and the PC (pointing to the next instruction at the time of the exception) are stored on the supervisor stack. In the case of address and bus error conditions, additional information is also stored. This corresponds to the fault address, the instruction that caused the fault condition, the special status word, and so forth.

In the case of nested errors, a double bus fault condition causes the processor to go into a complete halt state. During the halt state, the address and data buses are tristated, and the control signals negated. The system must be debugged and reinitialized in order to recover from a double bus fault condition.

PROBLEMS

- 5.1 How soon does exception processing begin for the following conditions:
 - (a) reset from pushbutton;
 - (b) illegal instruction;
 - (c) zero-divide.
- 5.2 How many total exception vectors are in the vector table? How many different exceptions are serviced?
- 5.3 Explain why the reset exception takes two vectors, whereas all other exceptions take only one.

- 5.4 What is the primary difference between a cold start and a warm start? Are there any differences in terms of the exception processing with cold and warm starts?
- 5.5 For a 68000-based system, suppose it is necessary to initialize the supervisor stack at \$00002000. The reset routine should start at \$00001600. Indicate the contents of vector table locations \$000 through \$008.
- 5.6 Write a reset routine under the conditions of Problem 5.5 to reinitialize the SSP at \$00003000, the USP at \$00002400, and to set the interrupt mask level at 4. In addition, an interrupt 6 exception routine starting at address \$00004200 is to be loaded into the appropriate autovectored location. The last instruction in the routine should be a STOP #\$2200 instruction.
- 5.7 Consider the interrupt-driven system of Figure 5.14.
 - (a) The processor is executing a user program and the PC is pointing to the next instruction at \$00001244. At that instant, interrupt 4 from a printer occurs. Will it be recognized? Explain.
 - Indicate the contents of the stack, if the interrupt is recognized.
 - (b) Interrupt 4 is user vectored with a vector number 72. Interrupt 4 service routine's starting address is \$00001620. What is the vector location address and what are the contents of that location?
 - (c) What are the contents of the status register soon after the recognition of interrupt 4?



5.8 Suppose the system of Figure 5.14 is servicing interrupt 4 from the printer. The user byte of the status register is \$04. Interrupt 7 from the dynamic memory controller occurs as the processor is executing the MOVE instruction in the following program segment:

PC value	Instruct	ion
\$000016A0	MOVE.L	#\$0055777CC'D5
	ROL.W	#2,D2

- (a) Will the interrupt be recognized? Why or why not?
- (b) If the interrupt is recognized, what are the contents of the supervisor stack?
- (c) Interrupt 7 is autovectored. Where does the processor go to obtain the interrupt 7 exception routine starting address?
- 5.9 In a particular application, the SSP and USP are initialized at \$000A00 and \$0009E0, respectively.

- (a) How much minimum stack space is required to store the appropriate registers in the event of an interrupt?
- (b) How many interrupts can be nested without running out of supervisor stack space?
- 5.10 Specify the advantages and disadvantages of the autovector and user vector methods. How many total user vectors are there?
- 5.11 In a particular 68000-based system, the starting addresses of the autovectored interrupts are as follows:

interrupt 1:	\$00001040
interrupt 2:	\$00001080
interrupt 3:	\$000010C0
interrupt 4:	\$00001100
interrupt 5:	\$00001140
interrupt 6:	\$00001180
interrupt 7:	\$000011C0

Indicate the contents of the exception vector table containing the preceding information. Clearly identify the vector numbers and vector locations.

5.12 What are the vector numbers and vector locations for the uninitialized and spurious interrupt exceptions?

What are the primary differences between these two interrupt conditions?

5.13 What are the vector numbers and vector locations for TRAP #3, TRAP #5, TRAP #9, and TRAP #14.

Is TRAP #15 higher, lower, or at the same priority level as TRAP #0? Explain.

5.14 Suppose it is necessary to run the operating system routine shown in Figure 5.8 as TRAP #4, which begins at a starting address of \$0000140C.

What modifications should be made in this software routine so that it will be executed when the user calls TRAP #4?

- **5.15** Modify the software of Figures 5.8 and 5.9 so that the USP is initialized at \$00004000 when TRAP #4 (starting at \$0000140C) is called by the user routine.
- **5.16** Write a TRAP #6 routine (for a 68000 system) starting at \$000016E0 to reset the system peripherals, go into a stop condition, and load SR with \$2400. Indicate the contents of the appropriate vector locations.
- 5.17 Write a TRAP #7 routine starting at \$00001700 to input a character from an I/O location at \$0000F800 into the D0 register and echo the character to an output terminal at \$0000F802. Indicate the contents of the appropriate vector locations.
- **5.18** List the errors that cause exceptions in a 68000-based system in the order of their priority, from highest to lowest. Which errors are software related and which are hardware related?
- 5.19 A 68000-based system is in the user mode. In the following cases specify any error or exception conditions:

(a)	MOVE.B	A1,A2
(b)	CLRA.W	A3
(c)	DC.W	\$FF00
(d)	ANDI.W	#\$FF00,SR

- 5.20 With reference to Problem 5.19, specify the vector numbers and vector locations in case of error conditions.
- 5.21 A system is in the user mode. Identify any error or exception conditions when the software that follows is executed. Initially, D0 = \$00000004; D1 = \$0000FFCC.

LOOP	MOVE.L	D1,D2
	DIVU	DO,D2
	DBEQ	DD, LOOP
	NOP	
	STOP	#\$0700

Where does the processor go in case of an error condition?

5.22 A 68000-based system memory and I/O are between \$000000 and \$00FFFF. The initial values of the registers are

A0 = \$000FFEEA A1 = \$0000CDEF A2 = \$00000CCC SR = \$0404

Specify whether any error conditions occur in each of the following:

- (a) MOVEM.L D0-D7, (A0)
- (b) MOVEP.L (A1), D2
- (c) CLR.L || \$07(A2)
- 5.23 A 68000-based system memory and I/O are between \$000000 and \$00FFFF. The initial values of the registers are

A0 = \$000FFEEA A1 = \$0000CDEF A2 = \$00000CCC SR = \$0404 USP = \$00002000 SSP = \$00000A00 D0 = \$00000003

Specify whether there is an error condition in any of the cases that follow. If so, specify the error, the exception vector number, and the vector location. Also indicate the contents of the stack using the initial values as stated.

- (a) ADD.B (A0),D2
- (b) SWAP A1
- (c) CLR.L \$04(A2,D0.W)

5.24 Identify four different instances of a double bus fault condition in a 68000-based system.

5.25 Refer to the supervisor stack contents given in Figure 5.15.

- (a) The processor is executing an interrupt 6 routine. When RTE is executed as the last instruction of this routine, where does the processor go? Explain.
- (b) Another RTE is executed at the end of the resumed routine of (a). Where does the processor go? Explain.
- (c) The routine that was suspended when interrupt 6 occurred must have been of a certain type. State the type and explain.

FIGURE 5.15 Supervisor stack contents (for Problems 5.25, 5.26, and 5.27).

SSP = \$0000096C=>	2300	Current top of stack
	0000	
	1600	
	0004	
	0000	
	213C	
	xxxx	Top of stack at initialization

- **5.26** In Figure 5.15, the SSP pointing to the top of the stack at initialization must have been what initial value? Why?
- **5.27** Due to a memory read error, the entry \$213C in the stack in Figure 5.15 has been read as \$213B. Where will the processor go to execute the next instruction? Explain.

ENDNOTES

- 1. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 2. Harman, T., and Lawson, B. *The Motorola MC68000 Microprocessor*. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 3. Scanlon, L.J. The 68000: Principles and Programming. Indianapolis: Howard W. Sams, 1981.
- 4. Motorola, Inc. MC68000 16/32-Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 5. Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 6. Andrews, M. Self-Guided Tour through the 68000. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 7. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).

CHAPTER

68000 Hardware Considerations and Design Applications

Objectives

In this chapter we will study:

Hardware signals and buses of the 68000 Memory and I/O interface schemes and design Control interface schemes System-level busing schemes, such as the VERSA and the VME

6.0 INTRODUCTION

In chapters 1 through 5, our focus was on the general architectural features and software aspects of the 68000 microprocessor. In this chapter, we will explore the hardware aspects of a 68000-based system.

Generally speaking, all microprocessors have an address bus for addressing instructions and operands, a data bus for data and operand transfers, and a control bus for control and timing signals. A **bus** is a collection of signals with similar properties. The 68000 processor has additional busing features for asynchronous and synchronous data transfers, interrupt and DMA (direct memory access) transfer operations, and system control.

The material in this chapter will provide the necessary background to understand the essential hardware features of the 68000. In addition, it will provide insight into the system control and error detection schemes associated with the 68000 family. These processors follow memory-mapped I/O schemes, in which the processor communicates with an I/O device as if it were one of the memory locations. The word *memory* will be used to refer to both memory and I/O in our discussions, unless otherwise specified.

6.1 68000 HARDWARE SIGNALS AND FUNCTIONS

Figure 6.1 indicates the pin configuration of the 68000, and Figure 6.2 is a system representation. The 68000 is contained in a 64-pin DIP package or a 68-pin grid-array package. It is fabricated with either NMOS or CMOS technology. For the corresponding signal properties, appropriate data books should be referenced.^{1,2}

Data	D4		1	64		→ D5 \	Data
	D3		2	63		→ D6	
	D2	<>	3	62		-> D7	
	D1		4	61		-> D8	
	D0	<>	5	60		→ D9	
Address strobe	ĀŠ		6	59		→ D10	
Upper data strobe	UDS		7	58		-► D11	
Lower data strobe	LDS		8	57		→ D12	
Read/write	R/W		9	56		→ D13	
Data acknowledge	DTACK		10	55		→ D14	
Bus grant	BG		11	54		D 15	
Bus grant acknowledge	BGACK		12	53		— V _{ss}	Ground
Bus request	BR		13	52		→ A23	address
Power	V _{DD}		14	51		→ A22	
Clock	CLK		15	50		→ A21	
Ground	Vss		16	49			Power
Halt	HALT	<>	17	48		→ A20	address
Reset	RESET		18	47		-> A19	
Valid memory address	VMA		19	46		-> A18	
Enable clock	Ē	4	20	45		-> A17	
Valid peripheral address	VPA		21	44		- A16	
Bus error	BERR		22	43		-> A15	
Interrupt priority inputs	IPL2		23	42		→ A14	
* * * *	IPL1		24	41		-> A13	
	IPLO		25	40		→ A12	
Function code outputs	FC2	4	26	. 39		→ A11	
	FC1		27	38		→ A10	
	FC0		28	37		→ A9	
Address	A1		29	36		-> A8	
	A2		30	-35		→ A7	
	A3		31	34		→ A6	
	A4	+	32	33		→ A5	
			L				
			Innut				
			Output				
			Didiractic	mal			
		Quanhans in d	bionto lorri	nal	ale		
		Overbars ind	incate low-	-active sign	a15.		

FIGURE 6.1 The 68000 pin configuration.



FIGURE 6.2 System representation of the 68000.

Address, Data, and Asynchronous Buses for the 68000

The **address bus** is a 23-bit (A1-A23) unidirectional tristate bus, capable of addressing 8 megawords (or 16 megabytes) of data or operands. It provides the address of the operands during the read and write bus cycles. During a read bus cycle, the processor reads the instructions or source operands from the memory. During a write bus cycle, the processor writes data into the memory. During the interrupt acknowledge cycle, address lines A1, A2, and A3 provide information about the level of interrupt being serviced. Address lines A4 through A23 are set to a high logic level.

The data bus is a 16-bit (D0-D15) bidirectional tristate bus, capable of transferring byte- or word-sized operands between the processor and the memory (or I/O).

The **asynchronous bus** is used to control asynchronous data transfers of varying response times between the processor and the memory or I/O units. For the 68000 processor, the asynchronous bus consists of five control signals:

- 1. $\overline{\text{AS}}$ (address strobe output);
- **2.** R/\overline{W} (read/write output);
- 3. **LDS** (lower data strobe output);
- 4. UDS (upper data strobe output); and
- 5. DTACK (data acknowledge input).

An \overline{AS} signal signifies that the address information on the address lines is valid. An $\overline{R/W}$ signal at a high level signifies a read bus cycle; at a low level, it signifies a write bus cycle.

When $\overline{\text{LDS}}$ is low, data on lines D0 through D7 are selected. This data element is known as the **lower byte** (or the **odd byte**). When $\overline{\text{UDS}}$ is low, data on lines D8 through D15 are selected. This data element is known as the **upper byte** (or the **even byte**). When both $\overline{\text{LDS}}$ and $\overline{\text{UDS}}$ are low, data on lines D0 through D15 are selected. Figure 6.3 illustrates the data-selection scheme.³

UDS	LDS	Data Selection
High	High	Data not selected
High	Low	Lower byte (D0–D7) selected
Low	High	Upper byte (D8–D15) selected
Low	Low	Word (both bytes: D0–D15) selected

FIGURE 6.3 LDS and UDS signals selecting lower or upper data bytes or word of memory (or I/O).

The 68000 processor activates the \overline{AS} , R/\overline{W} , \overline{LDS} , and/or \overline{UDS} signals along with the address information for a read or a write bus cycle. The addressed memory (or the I/O system) activates an acknowledge signal \overline{DTACK} to the processor, while providing the data to the processor (read cycle), or accepting the data from the processor (write cycle). The processor does not terminate the bus cycle and insert wait states until \overline{DTACK} has been generated. Thus, depending upon the speed of response of the memory or the I/O system, data transfers between the processor and these systems vary in the time they take. Consequently, we have an asynchronous data-transfer mechanism in the 68000 family of processors.⁴

Function Code Outputs

The function code outputs FC2, FC1, and FC0 provide status information about the processor, as indicated in Figure 6.4. These outputs from the processor can be used to distinguish between the user and supervisor modes of operation and between program and data space within each mode. When the processor accesses the reset vectors (vectors 0 and 1) or the program code, it is in the program space. Any other operand access is in

FC2	FC1	FC0	State	Mode	
0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1	Reserved for Motorola Data space Program space Reserved Reserved for Motorola Data space Program space Interrupt acknowledge	User User User Supervisor Supervisor Supervisor Supervisor	

FIGURE 6.4 Function code outputs; associated states and modes.

the data space. External logic can be used to decode these function code conditions and prevent supervisor memory from being accessed when the processor is in the user mode.⁵

Other Buses and Signals

The synchronous bus in a microprocessor is used to control synchronous or timed data transfers between the processor and the memory or I/O. In the 68000, this bus is used to interfere with the earlier 6800 family of synchronous peripherals. In a synchronous operation, data transfers take place within a fixed time frame, as opposed to variable timing in the case of asynchronous operation. The synchronous bus for the 68000 consists of three signals used for 6800 peripheral control:

- **1.** E (enable clock) output;
- 2. VMA (valid memory address) output; and
- 3. VPA (valid peripheral address) input.

The E clock is one-tenth the frequency of the 68000 clock input and is used to synchronize the 6800 family or similar synchronous peripherals used with the 68000. A \overline{VMA} signal indicates to the 6800 family devices that there is a valid memory address on the address lines and that the device should be synchronized to the enable clock. \overline{VPA} indicates to the processor that the addressed device is a synchronous device. Also, during an interrupt acknowledge cycle, \overline{VPA} is used by the interrupting device to indicate an autovectoring mechanism to the processor.

The **arbitration bus** is used for direct memory access (DMA) data transfers. In such transfers, the processor releases the address, data, and control buses, and external logic controls them for direct data transfers. DMA transfers are faster than memory transfers requiring processor intervention, since no time is needed for instruction fetch cycles. The arbitration bus for the 68000 consists of three arbitration signals:

- 1. BR (bus request input);
- 2. BG (bus grant output); and

3. BGACK (bus grant acknowledge input).

The external logic requests the bus release by activating the \overline{BR} line. The processor responds to this request by activating its \overline{BG} output. The requesting device then acknowledges the response by activating the \overline{BGACK} and subsequently takes possession of the buses. The DMA transfers take place until the external logic releases the buses and \overline{BGACK} .

The interrupt control bus is used by the external devices to request the attention of the processor. The processor recognizes these requests and services them in a levelpriority scheme. The interrupt control bus for the 68000 consists of encoded $\overline{IPL2}$, $\overline{IPL1}$, and $\overline{IPL0}$ inputs (IPL stands for interrupt priority level).

The system control bus is used for system initialization and error control. For the 68000, it consists of the $\overrightarrow{\text{RESET}}$ and $\overrightarrow{\text{HALT}}$ bidirectional signals and the $\overrightarrow{\text{BERR}}$ (bus error) input signal.

The **clock input signal** advances the processor through the sequential states of operation. For the 68000, each read or write bus cycle (without wait states) consists of four clock cycles. Any wait states are integral multiples of clock cycles.

The 68000 operates on a 5-volt power supply. Two pins are allocated for the V_{CC} input and two for the ground connection. Some of the signals we mentioned may go into a tristate or high-Z condition under special conditions. Figure 6.5 is a summary of the 68000 signals.

We will now review the hardware aspects of the 68000 by means of an example problem.

Example 6.1 68000 signals and definitions.

The 68000 microprocessor employs a memory-mapped I/O approach, in which memory and I/O appear to be similar.

- 1. With 23 address lines and LDS and UDS signals, how many total memory and I/O bytes can be addressed? Explain.
- 2. Can the processor use the synchronous bus for I/O transfers and the asynchronous bus for memory transfers simultaneously?
- 3. What will be the values of the FC2, FC1, and FC0 outputs while the processor is fetching interrupt autovector 6. Why?

Solution

1. Memory and I/O bytes: With 23 address lines, 8 megawords $(2^{23} = 8,388,608)$ of memory and I/O together can be addressed. LDS and UDS signals further select an odd or even byte within the word.

Total memory and I/O addressing = 8 megawords = 16 megabytes

. Z-i	On BGACK	YES	YES	YES	YES	YES	ON	ON	ON	ON	ON
H	On HALT	YES	YES	ON	ON	ON	ON	ON	ON	ON	ON
Active	State	HIGH	HJIH	LOW	READ-HIGH WRITE-LOW	TOW	TOW	TOW	LOW	TOW	LOW
	Input/Output	OUTPUT	INPUT/OUTPUT	OUTPUT	OUTPUT	OUTPUT	INPUT	INPUT	OUTPUT	INPUT	INPUT
	Mnemonic	A1-A23	D0-D15	AS	R/W	UDS, LDS	DTACK	BR	BG	BGACK	IPLO, IPLI, IPL2
	Signal Name	ADDRESS BUS	DATA BUS	ADDRESS STROBE	READ/WRITE	UPPER AND LOWER DATA STROBES	DATA TRANSFER ACKNOWLEDGE	BUS REQUEST	BUS GRANT	BUS GRANT ACKNOWLEDGE	INTERRUPT PRIORITY LEVEL

L
BUS ERROR	BERR	INPUT	LOW	NO	NO
RESET	RESET	INPUT/OUTPUT	TOW	NO	ON
HALT	HALT	INPUT/OUTPUT	LOW	NO	NO
ENABLE	Ш	OUTPUT	HDIH	NO	NO
VALID MEMORY ADDRESS	VMA	OUTPUT	TOW	NO	YES
VALID PERIPHERAL ADDRESS	VPA	INPUT	LOW	NO	NO
FUNCTION CODE OUTPUT	FC0, FC1, FC2	OUTPUT	HIGH	NO	YES
CLOCK	CLK	INPUT	HIGH	NO	NO
POWER INPUT (2)	Vcc	INPUT			1
GROUND (2)	GND	TUANI	1		1

FIGURE 6.5 Signal summary for the 68000. (Courtesy of Motorola, Inc.)

- 2. Simultaneous usage of buses: Synchronous and asynchronous buses cannot be used simultaneously. Address and data buses are required for each type of data transfer. The data transfers must be done one at a time.
- **3.** FC2, FC1, and FC0 values: Interrupt servicing activity takes place in the supervisor mode. Interrupt vectors are in the supervisor data space (refer to Chapter 5 and Figure 6.4).

$$FC2 FC1 FC0 = 1 0 1$$

For the 68008 processor, there are 20 address lines (A0-A19) and 8 data lines (D0-D7). This processor can address a total of 1 megabyte of memory and I/O. There is only one data strobe \overline{DS} in place of the \overline{LDS} and \overline{UDS} signals. \overline{VMA} and \overline{BGACK} signals are dropped, and the $\overline{IPL0}$ and $\overline{IPL2}$ interrupt signals are integrated for the 48-pin dip package (for the 52-pin, they are left intact). All other hardware features of the 68008 are similar to those of the 68000 processor.

6.2 MEMORY AND I/O INTERFACE SCHEMES

Memory is an integral part of any computer system. The decoded address bus provides selection signals, called **chip select (CS) signals** to the memory system. Additional selection signals, called **chip enable (CE) signals**, are used for further selection of memory systems. Data transfers take place between the processor and the selected memory on the data bus. The 68000 processor uses the asynchronous bus to control these transfers. The I/O interface is similar to the memory interface.

Memory-Device Types and Memory Concepts

Memory devices can be classified as random access or sequential access. The randomaccess read/write memory (RAM) and the read-only memory (ROM) systems are basically random access, in which access time to all memory locations is the same. RAM and ROM devices are used for the main operating memory of the computer system. The RAM system is suitable for information storage and retrieval; however, it is a volatile system and loses information if the power is turned off.

The industry uses either static or dynamic RAM devices. The **static RAM** device consists of an array of flip-flops contained in a matrix. Each flip-flop acts as a memory cell. Static memory devices are available in 8K-by-8 and 32K-by-8 configurations as of this writing. A 32K-by-8 RAM device has 256K (262,144) flip-flops in it.

The **dynamic RAM** (**DRAM**) stores information in the form of a charge on the gate of a single MOS transistor. The dynamic memory cell needs to be refreshed periodically so that charge information will not be lost due to decay. The DRAMs are denser than the static RAM devices (usually by a factor of four). One-megabit DRAM devices are common as of this writing. The DRAM interface is more complex than the static RAM interface. Moreover, the failure rate of DRAM-based systems is greater than that of static RAM-based systems. In the DRAM systems, however, error detection and

correction schemes are employed to increase the reliability of the memory system. The access time of the MOS RAM (static and dynamic) is approximately 100 to 200 nanoseconds.

If simple interface and high reliability are required, static RAM systems are preferred. For high-density applications, DRAM systems with the error correction mechanism are generally preferred.

ROM devices are nonvolatile and retain information even if power to the device should be disconnected. For **mask-programmable ROMs**, the code and data contents are programmed at the factory and cannot be changed. The **erasable and programmable ROMs** (**EPROMs**) can be programmed with the help of EPROM programmer systems. The EPROMs are nonvolatile in the system operation. However, they can be erased using ultraviolet light or high-voltage pulses and reprogrammed with a new code and data using EPROM programmer systems. EPROM devices in denominations of 64K by 8 and 256K by 8 are common, with access times of approximately 100 to 200 nanoseconds.

NMOS and CMOS RAMs (static and dynamic) are widely used. For fast-access memories, bipolar static RAMs are preferable. The ROMs and EPROMs are basically of the MOS type. With ultralow-power CMOS RAMs and a battery backup, it is possible to obtain a nonvolatile memory system.

Sequential memory systems are nonvolatile and are suitable for backup applications. They have a larger memory capacity, but also longer access times (up to several milliseconds).

In this chapter we will concentrate on the commonly used memory system implementation with static RAM and ROM/EPROM devices.

Address Decoding, Strobing, and Memory Selection

The 68000 system memory is word organized, consisting of even and odd bytes, as illustrated in Figure 6.6. Higher order address bits are decoded and the CS signals are generated. Each CS signal selects a range of memory. Within the range, the same CS signal activates both the even and the odd memory units. \overline{UDS} and \overline{LDS} signals independently activate the CE inputs of the even and the odd byte sections of the memory. R/W drives the memory units for read or write selection. The low-order address lines are directly connected to the memory devices in order to select the actual location within a selected memory device.

The lower (or odd) memory byte is connected to data lines D0-D7. The upper (or even) byte is connected to data lines D8-D15. An \overline{AS} (address strobe) signal enables the decoder logic and initiates the memory bus cycle. The \overline{AS} , \overline{LDS} , \overline{UDS} , and the control signals occur in a fixed sequence.

Read and Write Timing Considerations

Read Bus Cycle Figure 6.7 illustrates read bus-cycle timing for word operation. Each clock cycle is divided into two **S-states.** S0 is the starting state of a bus cycle. During S0, all the strobe signals are at their inactive level. The address and data buses



 $\overline{CS} \Rightarrow$ Chip select; $\overline{CE} \Rightarrow$ Chip enable





are in their tristate condition. During S1, the processor puts address information on the address bus and sets R/\overline{W} to a high level to signify a read bus cycle. During S2, the strobes (AS, LDS, and UDS) are activated.

One clock cycle (states S3 and S4) is allowed for the external logic to respond. At the end of S4, the processor expects $\overline{\text{DTACK}}$. One clock cycle after the occurrence of $\overline{\text{DTACK}}$, the processor accepts data on lines D0–D15 and internally latches it (at the end of S6, in this case). During S7, the processor deactivates all of the strobe signals and address lines. The memory system recognizes this event and deactivates $\overline{\text{DTACK}}$. This concludes the read bus cycle, whereupon the processor is ready for the next bus cycle.

The read bus cycle for byte operation is similar. The processor activates $\overline{\text{LDS}}$ for a low (or odd) byte or $\overline{\text{UDS}}$ for a high (or even) byte, but not both. Without any wait states, the read bus cycle for a word or byte operation takes four clock cycles.⁶

Write Bus Cycle Figure 6.8 illustrates write bus-cycle timing for word operation, which is similar to read bus-cycle timing. During state S2, the processor activates the address strobe \overline{AS} and sets R/\overline{W} to a low level to signify a write cycle. During S3, the processor puts data on the data bus. During S4, the processor activates the \overline{LDS} and \overline{UDS} signals. When the memory accepts this data, it is expected to activate \overline{DTACK} by the end of state S4. If \overline{DTACK} occurs by the end of S4, the processor waits one more clock cycle (until the end of S6) and deactivates the strobe signals and the address and data lines. This completes the write bus cycle. For byte operations, the processor activates only \overline{LDS} or \overline{UDS} , for odd or even bytes.



Read-Modify/Write Bus Cycles The read-modify/write operation is required by instructions such as TAS (test and set). In **TAS instruction**, the operand is read from a location into the processor. It is tested, modified, and written back at the same location.⁷ The read-modify/write bus timing is illustrated in Figure 6.9. The address content during the operand read and write cycles remains the same. Data content may change, however.



FIGURE 6.9 The 68000 read-modify/write bus-cycle timing for word operation. (Courtesy of Motorola, Inc.)

Wait States Clearly, DTACK is expected by the end of the S4 state for read and write bus cycles. If DTACK does not occur by the end of S4, the processor inserts a full clock cycle as a wait state, at the end of which DTACK is checked for.

The processor inserts wait states until either $\overrightarrow{\text{DTACK}}$ or a $\overrightarrow{\text{BERR}}$ (bus error) signal occurs. If $\overrightarrow{\text{BERR}}$ occurs, the processor aborts the bus cycle and goes into bus error exception processing, as discussed in previous chapters.

Timing Considerations of Asynchronous Inputs

DTACK is considered an asynchronous control input to the processor. The processor samples such asynchronous signals on the falling edge of the clock. On the next rising edge, the processor internally validates the sampled signal. On the next falling edge, the sampled signal is acted upon by the processor. Thus, there is an inherent clock-cycle delay to act upon a sampled asynchronous signal. From the read bus cycle of Figure 6.7, it can be observed that DTACK has been sampled at the end of S4 (a falling edge), internally validated at the end of S5 (a rising edge), and externally acted upon by the processor at the end of S6 (a falling edge). This clock-cycle delay is intended to elimi-

nate uncertainties in bus operation. The other asynchronous inputs to the 68000 processor are $\overline{\text{BERR}}$, $\overline{\text{BR}}$, $\overline{\text{BGACK}}$, $\overline{\text{HALT}}$, $\overline{\text{RESET}}$, and $\overline{\text{VPA}}$, as indicated in Figure 6.10.

The following example problem provides a review of read and write bus cycles and timing.



Example 6.2 68000 read and write bus-cycle timing.

The 68000 in the system of Figure 6.6 is operating at a 10-MHz clock frequency. Timings for the read and write cycles are indicated in Figures 6.7 and 6.8.

- 1. For the given conditions, what is the read access time?
- 2. Suppose the processor is reading a byte \$4D from location \$000FFE. What are the contents of the address bus and data bus and the logic levels of the control signals during the active read bus cycle?
- **3.** If three wait states are inserted for writing a word at location \$001000, how many clock cycles is the effective write cycle? When are the wait states inserted?

Solution

1. Read access time: The read access time is defined as the time lapse from when the address has become stable to when the data have become valid. From Figure 6.7, it can be observed that this corresponds to the time between the end of S1 and the end of S6; that is, five states, or 2.5 clock cycles. At a 10-MHz clock, each clock cycle is 100 nanoseconds. Thus,

read access time = 2.5 clock cycles = 250 nanoseconds

2. Active read-cycle operation: Location \$000FFE is an even address. The even (or upper) byte is selected by the UDS. Reading data \$4D from \$000FFE results in

Address bus (A23-A1) = \$000FFE; \overline{AS} is lowData bus (D7-D0) = tristate; \overline{LDS} is high(not selected)Data bus (D15-D8) = \$4D; \overline{UDS} is low(selected) $\overline{R/W}$ (read operation) = high; \overline{DTACK} is low(acknowledged)

3. Wait states during the write operation: The wait states are inserted after state S4. Each wait state corresponds to one clock cycle. The write bus cycle without wait states takes four clock cycles. Thus,

write bus cycle with three wait states corresponds to seven clock cycles.

Wait-state insertion for the read bus cycle is similar to that for the write bus cycle for all members of the 68000 family of processors. It should be remembered that the 68008 processor is a reduced-bus version of the 68000, with a data bus only 8 bits wide.

6.3 MEMORY AND I/O SYSTEM DESIGN CONSIDERATIONS

Any microcomputer system includes RAM (read/write random access memory), ROM (read-only random access memory), and I/O (input/output) systems. RAM and I/O can be selected only during read or write operations. ROM can be selected only during read operations. CS and CE signals are generated in accordance with these constraints.

The Memory Subsystem Design

Figure 6.11 illustrates the details of a 64-kilobyte (64K-by-8) memory system. $\overline{E0}$ output of the first decoder enables the second decoder. $\overline{Y0}$ output of the second decoder drives the chip select (\overline{CS}) inputs of the even and odd memory units. These units consist of 32K-by-8 memory devices. UDS and LDS further drive the chip enable (\overline{CE}) inputs and select the even or odd unit, providing a 64K-by-8 configuration. If both units are selected, the system becomes a 32-kiloword (32K-by-16) memory system.

The 8-state shift register is the memory controller that provides the $\overline{\text{DTACK}}$ signal to the processor. Initially, all the Q outputs are at a high level (logic 1). The shift register is enabled by the corresponding chip select signal ($\overline{\text{Y0}}$ in this case), and starts shifting a logic 0 from Q0 to Q7 at each CX0 clock transition. Depending upon the response time of the memory system, proper Q output is routed as the effective $\overline{\text{DTACK}}$ input to the processor through the DTACK logic. The shift register returns to the all-1 condition when the enable signal ($\overline{\text{Y0}}$ in this case) is removed.

For the 68000 family of processors, the first kilobyte of memory corresponds to the vector table. The first eight locations correspond to the reset vectors, which should be in the ROM space. In most of the 68000-based systems, these eight locations are physical ROM locations. In some systems, additional logic is used to shift the memory





reference of these eight locations to a ROM device elsewhere in the memory map. The other part of the vector table can be contained in the RAM space. On system power-up, the reset routine initializes the vector table with proper values.

Signal Buffering Considerations

Due to electronic loading constraints, signal buffering is used to increase the drive capability of the signals. Transceivers are used to accomplish the buffering, as indicated in Figure 6.12. A **transceiver** is a logic device that can transmit a signal in either direction, depending upon the direction control. The address and the unidirectional control signals are buffered by transceiver bank [1] to go from the processor to the memory or I/O (X to Y). The data bus is buffered by transceiver bank [2], which is controlled by the R/\overline{W} signal. For read operations (when the R/\overline{W} signal is at a high level), data flows from the memory or I/O to the processor (Y to X), and vice versa.⁸ In this conceptual framework, the memory or I/O system can be expanded to any size.

The following example problem provides a review of memory system design.



Example 6.3 Memory system design.

Refer to the memory system of Figure 6.11.

- 1. Specify the memory or I/O ranges that can be selected by the $\overline{E0}$ through $\overline{E15}$ signals from the first decoder and the $\overline{Y0}$ through $\overline{Y15}$ signals from the second decoder.
- 2. The Y14 and Y15 signals are ANDed to generate an I/O chip select. What is the corresponding I/O range?
- 3. How much delay is there from the time the memory units are selected (Y0 becoming active low) until DTACK occurs for the conditions indicated?
- 4. If the transceiver IC is 8 bits wide, how many such ICs are required for transceiver banks [1] and [2] in the system of Figure 6.12?

Solution

1. Memory or I/O ranges: The first 4/16 decoder divides the available 16-megabyte address space into 16 equal ranges of 1 megabyte each. Thus, each E output goes low for a 1-megabyte range and selects memory as follows:

 E0
 selects range
 \$000000...\$0FFFFF

 E1
 selects range
 \$100000...\$1FFFFF

 :
 :
 :

 E15
 selects range
 \$F00000...\$FFFFFF

The second 4/16 decoder is activated by the $\overline{E0}$ output of the first decoder. The second decoder further divides this 1-megabyte range into 16 equal ranges of 64 kilobytes each. Thus, each Y output from the second decoder goes low for a 64-kilobyte range and selects memory as follows:

 Y0
 selects range
 \$000000..\$00FFFF

 Y1
 selects range
 \$010000..\$01FFFF

 :
 :
 :

 Y15
 selects range
 \$0F0000..\$0FFFFF

2. I/O chip select: From the preceding solution, it can be seen that the $\overline{Y14}$ and $\overline{Y15}$ ranges are

 $\overline{Y14}$ = \$0E0000 through \$0EFFFF $\sqrt{Y15}$ = \$0F0000 through \$0FFFFF

ANDing these two 64-kilobyte ranges would yield a 128-kilobyte I/O chip select range between \$0E0000 and \$0FFFF.

3. Delay for $\overline{\text{DTACK}}$ occurrence: The Q1 output of the shift register goes to active zero two CX0 clock activations after the $\overline{Y0}$ signal goes active low and selects the

memory. CX0 is twice the frequency of the CX1 processor clock, and two CX0 activations correspond to one CX1 activation. Q1 is routed as the $\overline{\text{DTACK}}$ input to the processor. Thus, $\overline{\text{DTACK}}$ occurs one processor clock after the selection.

4. 8-bit transceiver ICs for buffering: Transceiver bank [1] buffers 27 signals and requires 4 ICs. Transceiver bank [2] buffers 16 signals and requires 2 ICs.

In our discussion thus far, we have emphasized static RAMs, which are composed of flip-flop arrays. Dynamic RAMs, which involve charge storage on a capacitive element and periodic refresh of the charge, are becoming increasingly popular. Dynamic RAM devices are two to four times denser than static RAMs. However, they require complex memory controllers and use interrupts for refresh by the processor. We will discuss dynamic RAM implementation schemes along with the interrupts in subsequent chapters.

As of this writing, 64-kilobyte static memory devices and 256-kilobyte dynamic memory devices are becoming available. Some of these devices have an additional selection control input called the output enable (OE), which is similar to the CS and CE inputs. The I/O interface is essentially similar to the memory interface. Data books may be consulted for design details.⁹

6.4 CONTROL INTERFACE SCHEMES

In addition to the memory and I/O interface, processors have a control interface. The primary hardware signals that control and direct the 68000 microprocessor are $\overrightarrow{\text{RESET}}$, $\overrightarrow{\text{HALT}}$, and $\overrightarrow{\text{BERR}}$ (bus error). The DMA and interrupt signals (to be discussed later) also control the processor. In this section, we will first consider the reset and halt interface and follow with a discussion of timing signals and the bus error.

Reset and Halt Interface

Figure 6.13 illustrates the reset and halt interface with the 68000 processor. For the values shown, the MC3456 monostable produces a 100-millisecond pulse on the power-up reset. This activates both the \overrightarrow{RESET} and \overrightarrow{HALT} inputs to the 68000. On power-up, processors usually require more time to come to a stable state due to electronic and switching transients. The 68000 requires at least a 128-clock-cycle time equivalent to come to a stable state on the power-up condition. The 100-millisecond reset and halt pulses are more than adequate for any 68000 family member. For a reset condition to occur, both the \overrightarrow{RESET} and \overrightarrow{HALT} inputs should be activated to a low level.

The processor goes into the supervisor mode on reset. Reset exception processing, which is always the system initialization routine, starts as soon as the RESET and HALT are negated (go to high-level). The same sequence of operations occurs for the manual reset. The 74LS00 cross-coupled gates debounce the reset switch, providing clean RESET and HALT activation to the processor. Manual activation should last for at



FIGURE 6.13 Reset and halt interface for the 68000. (Courtesy of Motorola, Inc.)

least ten clock cycles. (Refer to Chapter 5 for software details on reset exception processing.)

Of particular interest is the bidirectional property of the $\overrightarrow{\text{RESET}}$ line. The processor can execute a software reset instruction in the supervisor mode. The reset line then acts as an output, resetting the other peripherals connected to the 68000. When the processor drives the $\overrightarrow{\text{RESET}}$ line as an output, it goes active low for 124 clock cycles.

When the bidirectional \overrightarrow{HALT} line is used as an input in conjunction with the \overrightarrow{RESET} input and is activated by external circuits, the 68000 goes into a system reset condition. On the other hand, if the \overrightarrow{HALT} input is activated individually, the processor is halted after the completion of the current bus cycle. In the halt state, address and data lines are put in their high-impedance state, and the control lines are negated; however, the DMA control lines are available for bus arbitration. The halt condition of the processor is used for hardware troubleshooting and single-step operation. The processor resumes the halted operation soon after the negation of the \overrightarrow{HALT} input line.

When a double bus fault condition (Chapter 5) is detected, the processor uses the $\overline{\text{HALT}}$ line as an output and drives it low; this, in turn, halts any devices connected to it.

Timing Signals Associated with the 68000

The timing signals associated with the 68000 processor are indicated in Figure 6.14. A 32-MHz clock signal is derived from a crystal oscillator circuit. The 8-bit binary counter (divide-by-256) circuit provides the binary signals:



FIGURE 6.14 Bus error and timing signals for the 68000.

The CX0 signal is used for $\overrightarrow{\text{DTACK}}$ timing generation (refer to Figure 6.11). The CX1 signal runs the processor at 8 MHz. Signals CX2 through CX7 can be used by any other I/O or memory systems. In the case we are now considering, CX7 is used to drive the bus error control logic. The system clock can be changed to any value that suits the requirements.

The 68000 processor provides an E (enable) clock as an output. The E clock is one-tenth the frequency of processor clock CX1 and is used to drive the 6800 or other synchronous peripherals.

Bus Error Considerations

Of very special importance in all 68000-based systems is the bus error ($\overline{\text{BERR}}$) signal. It informs the processor that a bus error has occurred. It originates from a bus error controller, as indicated in Figure 6.14. The bus error controller is usually **a watchdog timer**; that is, a counter circuit reset to zero at the start of each bus cycle, which counts up at each clock transition. When it reaches its set maximum count, it generates a pulse signifying the time that has lapsed since the start of the last bus cycle.

The 16-state shift register acts as the bus error controller and provides the $\overline{\text{BERR}}$ signal to the processor. All the B outputs are at a high level initially. The controller is driven by the ANDed output of $\overline{\text{UDS}}$ and $\overline{\text{LDS}}$ signals from the processor. When a new bus cycle starts, either $\overline{\text{UDS}}$ or $\overline{\text{LDS}}$, or both, go to a low-active state (logic 0). Thus, the controller is enabled during each bus cycle and shifts a logic 0 from B0 to B15 at each CX7 clock transition. Depending upon the maximum allowed response time of the addressed devices, proper B output is routed as the effective $\overline{\text{BERR}}$ input to the processor through the $\overline{\text{BERR}}$ logic.

If the $\overline{\text{DTACK}}$ is given out by the addressed device within the time permitted, the bus cycle is normally terminated and the strobes ($\overline{\text{LDS}}$ and/or $\overline{\text{UDS}}$) go to the inactive logic 1 level. This restores the shift register to the all-1 condition, and the $\overline{\text{BERR}}$ activation does not occur. Otherwise, logic 0 propagates through the shift register and ultimately reaches the processor as $\overline{\text{BERR}}$ (through its selected B output). The processor then goes into the bus error condition. Software details of bus error exception processing are discussed in Chapter 5.

On occasion, a particular bus cycle may be faulty and must be rerun. External logic indicates this rerun condition to the 68000 processor by simultaneously activating the $\overline{\text{BERR}}$ and $\overline{\text{HALT}}$ inputs. On the occurrence of the rerun condition, the processor aborts the current bus cycle and goes into a halt state. After the $\overline{\text{BERR}}$ and $\overline{\text{HALT}}$ inputs are negated (return to a high level), the processor reruns the aborted bus cycle with the same address and data values. This helps the processor to correct any immediate errors due to hardware transients on the lines.

The following example problem provides a review of the control interface to the 68000.

Example 6.4 Control interface to the 68000.

The system clock is 32 MHz for the 68000-based systems illustrated in Figures 6.13 and 6.14.

- 1. What is the frequency of the enable output clock E?
- 2. What is the minimum amount of time the manual reset should last?
- 3. The B1 output of the bus error controller is routed as the BERR input to the processor. How much time would elapse before the BERR input goes to active low after the strobes have been activated.

Solution

1. Frequency of the E clock: For the conditions given, the processor clock CX1 = 8 MHz. The E clock is one-tenth the frequency of the CX1 clock. Thus,

$$E \operatorname{clock} = CX1/10 = 800 \text{ KHz}$$

2. Manual reset timing T: The manual reset should last for at least ten CX1 processor clock periods. Thus,

$T(reset) = 10 \times 1/8$ MHz = 1.25 microseconds

3. BERR timing: For the conditions indicated in Figure 6.14, the CX7 clock drives the bus error controller shift register. The shift register is enabled during a bus cycle, when either LDS or UDS, or both, go low active. It takes two CX7 clockings after the enable to shift a logic 0 to B1 output. B1, in turn, activates the BERR input to the processor if DTACK does not occur.

Since the CX7 clock at 1/8 MHz corresponds to 8 microseconds, two CX7 clock periods correspond to 16 microseconds. Thus, $\overline{\text{BERR}}$ occurs (in the absence of $\overline{\text{DTACK}}$) 16 microseconds after the strobe activations.

In the preceding example, a delay of up to 120 microseconds can be obtained by routing B15 as the $\overline{\text{BERR}}$ input to the processor. If more delay is required, additional counter or shift register circuits can be incorporated into the system.

6.5 68000-BASED BUSING SCHEMES

In order to support system expansion for the 68000 family of microprocessors, Motorola introduced two busing schemes: the **VERSA bus** and the **VME bus**. Both of these widely used busing schemes support 8-, 16-, and 32-bit data transfers and the associated protocols.^{10,11}

The VERSA Bus

Figure 6.15 illustrates a typical VERSA busing scheme. The hardware interface consists of two edge connectors:

- P1: primary connector-140-pin interface; and
- P2: secondary connector-120-pin interface.

Primary Interface P1 The primary interface P1 supports 24 address lines, 16 data lines, and the associated control lines as indicated. The address, data, and control lines of the P1 interface are those of the 68000 processor.



FIGURE 6.15 VERSA bus P1 and P2 particulars for 68000-based systems.

The asynchronous bus interface consists of the strobes (\overline{AS} , \overline{LDS} , \overline{UDS} , and R/\overline{W}) and the \overline{DTACK} . The seven-level priority interrupt interface is the standard 68000 interrupt interface. It consists of the interrupt request signals 1RQ1 through 1RQ7 and the associated interrupt acknowledge signal IACK.

Several of the VERSA modules can be bused together on a VERSA bus backplane. One or more processor modules may be used. All the signals are TTL compatible. Each module presents one unit TTL load on the corresponding input signal line. The bus drivers on each module are of the open collector type and support up to 16-unit TTL loads.

When several VERSA modules are bused together, there should be a bus arbitration scheme. The VERSA bus supports such a scheme using the five bus arbitration request signals BR0–BR4 from the requesting modules to a master controller module. The master controller responds to the requesting modules by sending a bus clear signal (BCLR), if the bus is granted.

The P1 interface supports 5, ± 12 , and ± 15 DC voltages and an ample number of signal grounds. In addition, there are the numerous fault detection and control lines, in-

cluding BERR and HALT. The P1 interface is generally sufficient if extended capabilities are not required.

Secondary Interface P2 In order to expand the system to full 32-bit address and 32-bit data, a secondary interface through the edge connector P2 is used, as illustrated in Figure 6.15. This interface also supports 50 I/O lines and serial communications to other systems. Although the VERSA busing scheme is gradually being replaced by the VME busing scheme, there are still many VERSA schemes in the industry that are being expanded on an ongoing basis.



FIGURE 6.16 VME busing scheme and structure. (Courtesy of Motorola, Inc.)

The VME Bus

Redefinition of VERSA bus with emphasis on international standards has resulted in the VME bus. The VME bus interfaces with the VME modules as shown in Figure 6.16. It is an optimized busing architecture with primary P1 and secondary P2 interfaces through the respective edge connectors. Up to 16 modules can be interfaced on the backplane VME bus. These edge connectors are 96 pins each with functional groups as shown in Figure 6.17.

As illustrated in Figures 6.16 and 6.17, the VME busing architecture consists of three buses. The VME backplane bus, contained in the P1 interface connector, supports all of the global resources needed for the VME modules. The VMS serial communications bus (which is also part of the P1 interface) supports the serial communication between two or more VME modules. Similar to the VERSA busing scheme, the P1 interface in the VME scheme can handle up to 16-bit data transfers and a seven-level priority interrupt interface.

The VMX bus, which is part of the P2 interface, is a high-speed parallel bus and is local to six adjacent modules. This helps to expand the local subsystem. In most 16bit applications, the P1 interface would be sufficient. However, if the system needs to be expanded to 32 bits, or if additional I/O or VMX capabilities are required, a P2 interface should also be used.

System expansion is very easy with the VERSA or VME busing schemes. It is sufficient to obtain card cages with the VERSA or VME backplanes and populate them with the respective VERSA or VME modules. The photos of Figure 6.18 are of typical VERSA and VME card cages and modules.

Detailed specifications are available for both busing schemes. These should be consulted for further information, such as bus arbitration methods.

We will now review the system-level busing schemes by means of an example problem.

Example 6.5 VERSA and VME busing schemes.

State which of the two busing schemes, the VERSA or the VME, is preferable in the following circumstances:

- 1. an A/D and D/A interface is required;
- 2. multiprocessing with local I/O and memory resources is required;
- 3. diagnostics are required.

Give reasons for each of your choices.

Solution

1. A/D and D/A interface: The A/D (analog-to-digital converter) is an I/O device that converts an analog input signal into a corresponding digital word and interfaces with



FIGURE 6.17 VME bus P1 and P2 interface particulars.

the microprocessor. The D/A (digital-to-analog converter) is another I/O device that accepts a digital word from the microprocessor and converts it into a corresponding analog voltage.

Both the VERSA and VME schemes are useful with P1 and P2 interfaces. The VME scheme, however, shares the 50 connections in P2 between I/O and VMX. If both the 50-pin I/O interface and the VMX capability are required at the same time, the VME is limited. In such situations, the VERSA bus is preferable.

- 2. Multiprocessing with local resources: Clearly, the VME busing scheme is preferable with P1 and P2 interfaces because of well-defined VMX capability for local resource expansion.
- **3. Diagnostics:** The VERSA busing scheme is preferable because of its well-defined fault detection and control on the P1 interface, itself.

The VME is one of the most popular busing schemes in the industry. Even though it was developed for the 68000 family of processors, it supports other processor fami-





Intelligent Peripherial controller



I/O Transition



Hardware

FIGURE 6.18 VERSA and VME card cages and modules. (Courtesy Motorola, Inc.)

lies, such as the 8086/80286/80386. Products that are compatible with the VME bus are available from several vendors.

Other industry standard busing schemes include the Multibus-11 from Intel Corporation and the NU bus from Texas Instruments. The system-level properties of these buses are similar to those of the VME and VERSA buses. The 68000 family of processors can interface with both of these buses with equal ease.

6.6 SUMMARY

In this chapter we described the hardware signals of the 68000 processor and their properties. We also introduced the hardware interface schemes for the 68000.

Memory and I/O interface schemes are very important. The read/write random access memory (RAM) is particularly suitable for the storage and retrieval of programs and data. The static RAMs store information in flip-flop arrays. Static RAMs are the systems of choice in high-reliability applications. Dynamic RAM (DRAM) devices store information on a single MOS transistor memory cell and are denser than static RAMs. DRAM-based systems are preferable in applications requiring high density.

ROMs and EPROMs are of the read-only type and are nonvolatile. They are particularly well suited for storing permanent programs and data elements.

We also studied details of the asynchronous memory and I/O interface, as well as read and write bus-cycle timings. A bus cycle is normally terminated when the addressed memory or I/O responds to the processor with DTACK. The processor introduces wait states until either DTACK or BERR occurs. The occurrence of BERR signifies a bus error. The processor responds by going into exception processing.

On considering the important system control interface schemes relating to $\overline{\text{RESET}}$, $\overline{\text{HALT}}$, and $\overline{\text{BERR}}$, we saw that simultaneous activation of both $\overline{\text{RESET}}$ and $\overline{\text{HALT}}$, and $\overline{\text{BERR}}$, we saw that simultaneous activation of both $\overline{\text{RESET}}$ and $\overline{\text{HALT}}$ results in a system reset condition. Activation of $\overline{\text{HALT}}$ alone results in a processor halt condition. Simultaneous activation of both $\overline{\text{HALT}}$ and $\overline{\text{BERR}}$ results in a buscycle rerun condition. Activation of $\overline{\text{BERR}}$ alone results in a bus error condition. The processor uses the reset pin as an output when executing the RESET instruction. Similarly, the processor uses the halt pin as an output when there is a double bus fault condition.

We ended the chapter with a discussion of the VERSA and VME busing schemes and interfaces. The VERSA scheme is more flexible, while the VME scheme is more efficient and universal. Other industry standard buses, such as the Multibus-11 from Intel and the NU bus from Texas Instruments, are similar to the VME and VERSA buses.

PROBLEMS

- 6.1 In byte-organized memory, can the LDS and UDS signals be gated together to form a single chip select? Why or why not?
- 6.2 Specify the conditions of the address and the data buses in the following circumstances:

- (a) \overline{AS} is inactive, R/\overline{W} is low;
- (b) $\overline{\text{AS}}$ and $\overline{\text{UDS}}$ are active, $\overline{\text{LDS}}$ is inactive, R/\overline{W} is high;
- (c) an external \overline{HALT} signal is received by the processor.
- 6.3 What are the primary differences between the RAM, ROM, and backup memory, such as a disk?
 - (a) Can the EPROM be used where the system stack is to be located? Why or why not?
 - (b) Can the normal RAM be used where the reset vectors are located? Why or why not?
 - (c) Is it possible to use battery backup RAM in place of a disk-type backup memory? Why or why not?
- 6.4 In the memory system of Figure 6.6, the LDS and UDS signals have been interchanged. Specify the effect on
 - (a) the memory read operation of the byte, word, and long-word operands;
 - (b) the memory write operation.
- **6.5** Under the conditions given in Problem 6.4, specify how the following operands will be written into the memory:

(a)	MOVE.L	D0,\$1000	D0 = \$3456789A
(b)	MOVEP.L	D0,\$2000	D0 = \$A9876543

- 6.6 Refer to the memory system with the timing waveform given in Figures 6.7 and 6.8.
 - (a) What are the read and write access times if the processor clock CX1 is 4 MHz?
 - (b) Repeat (a) with 8- and 12-MHz CX1 frequencies.
 - (c) Repeat (a) and (b) on the condition of four wait states.
- **6.7** The 68000 processor performs read-modify/write (RMW) operations while executing instructions such as TAS. Draw the RMW waveform while the processor is performing TAS at
 - (a) location \$7000;
 - **(b)** location \$700A.
- 6.8 For the memory system of Figure 6.11, what are the chip select (CS) ranges for
 - (a) the $\overline{E0}$ through $\overline{E15}$ outputs from the first decoder;
 - (b) the $\overline{Y0}$ through $\overline{Y15}$ outputs from the second decoder.
- **6.9** Design the hardware to generate chip selects to access 4K blocks of memory words as shown.



6.10 In a memory system interface to the 68000 microprocessor, the slow memory has a response time of 250 nanoseconds and the fast memory has a response time of 62.5

nanoseconds. The processor CX1 clock is 8 MHz. A 16-MHz CX0 clock signal is also available.

Design a memory controller interface to generate DTACK to the processor.

- 6.11 Repeat Problem 6.10 to interface memory and I/O with the following requirements:
 - (a) a response time of 750 nanoseconds;
 - (b) a response time of 15 microseconds.
- 6.12 Obtaining the information from data sheets, design the system shown in Figure 6.11 with real parts.
- 6.13 Redesign the memory system of Problem 6.12 with high-density parts, such as the 64K-by-8 and 128K-by-8 devices. The RAM should occupy the memory map starting at location \$2000.
- **6.14** Using the 64K-by-8 RAM and EPROM/ROM devices, design a memory system for the 68000 microprocessor with the following memory map (word organized):

\$000000 to \$007FFE	RAM or EPROM
\$008000 to \$00BFFE	RAM
\$00C000 to \$00FFFE	EPROM/ROM
\$010000 to \$01FFFE	I/O space

- **6.15** It is necessary to protect the supervisor memory from being accessed in the user mode. Describe a scheme to accomplish this while generating chip select logic. (*Hint:* The function code signal FC2 has to be used in the logic.)
- **6.16** Specify the relative advantages and disadvantages of using the address, data, and control buffering of Figure 6.12.
- 6.17 Write software to test the memory in the \$020000-to-\$021FFE range.
- 6.18 Design a hardware or software method to test the I/O interface connected to the 68000 microprocessor, occupying a range between \$010000 and \$01FFFE. (*Hint:* In the 68000, I/O and memory look similar.)
- **6.19** Draw the waveforms of the CX0 through CX7 signals in Figure 6.14, given that the system clock is 32 MHz.
- **6.20** Specify all possible valid conditions of the combination of RESET, HALT, and BERR inputs to the processor. (*Note:* some combinations may be invalid.)
- 6.21 What would happen if the RESET input stayed active low all the time? Is there a possible remedy?
- 6.22 State two distinct conditions in which the 68000 uses its
 - (a) **RESET** output;
 - (b) \overline{HALT} output.
- **6.23** For an 8-MHz 68000 system, what is the minimum time required for the power-up RESET condition? Why? Describe what happens in the following situations:
 - (a) the **RESET** input stays active for only half the time;
 - (b) the **RESET** stays active for twice the time.
- 6.24 With regard to the VERSA and VME busing schemes,
 - (a) which occupies more physical space?
 - (b) which is more flexible?

- (c) which is more cost effective?
- (d) which is more efficient?
- **6.25** Is it possible to interface VERSA modules onto the VME bus? If so, indicate how this can be accomplished.
- 6.26 Show how the interrupt levels can be increased on
 - (a) the VERSA busing scheme;
 - (b) the VME busing scheme.
- **6.27** Obtaining the information from appropriate data sheets, show how a system can be expanded using VERSA modules.
- 6.28 Repeat Problem 6.27 using VME modules.

ENDNOTES

- 1. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 2. Motorola, Inc. MC68008 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 3. Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 4. Stranes, T. "Design Philosophy Behind the M68000." Byte (Apr., May, Jun. 1983).
- Miller, M.A. "68000 Program Applications and Bus Cycle Timing." Chap. 4 in *The 68000* Microprocessor: Architecture, Programming, and Applications. Columbus, OH: Merrill, 1988.
- 6. Harman, T., and Lawson, B. *The Motorola MC68000 Microprocessor*. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 7. Motorola, Inc. MC68000 16/32-Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 8. Texas Instruments, Inc. TTL and CMOS Data Books. Houston, TX: Texas Instruments, 1988.
- 9. Toshiba America, Inc. MOS Memory Products Data Book. Tustin, CA: Toshiba, 1988.
- Balph, T., and Black, J. "Applications of VERSAbus Modules." *Electronic Design* (Mar. 1982).
- 11. Motorola, Inc. The VME Bus Specification. Temple, AZ: Motorola Microsystems, 1987.

CHAPTER

The 68000 Parallel Interface and Applications

Objectives

In this chapter we will study:

Architecture of the 6821 PIA and 68230 PI/T devices Interfacing the PIA and PI/T I/O applications using the 68000/6821 PIA Data entry and display applications Electromechanical applications

7.0 INTRODUCTION

Any microprocessor communicates with the external I/O (input/output) through either a parallel or a serial interface. In this chapter, we will concentrate on the parallel interface. There are several devices that support either a synchronous or asynchronous parallel interface with the 68000 family of processors. The most widely used are the **6821 PIA** for the synchronous interface and the **68230 PI/T** for the asynchronous interface.^{1,2}

Study of the material in this chapter will provide the foundation for using the parallel interface in practical applications.

7.1 SYNCHRONOUS PARALLEL INTERFACE WITH THE 68000

The earlier 6800 family of peripheral devices are of the synchronous type. These devices can be interfaced easily with the 68000 family of processors by means of the synchronous bus (\overline{E} , \overline{VMA} , \overline{VPA} signals).³

6821 PIA (Peripheral Interface Adapter) Architecture

The 6821 PIA is one of the most widely used 8-bit parallel interface devices. It is contained in a 40-pin NMOS DIP device. The structure of the PIA is indicated in Figure 7.1. It consists of two 8-bit parallel ports A and B and associated control signals CA1, CA2, CB1, and CB2. Each port consists of three internal registers:

- 1. ORA and ORB (output registers A and B);
- 2. DDRA and DDRB (data direction registers A and B); and
- 3. CRA and CRB (control registers A and B).



FIGURE 7.1 The 6821 PIA architecture and interface to the 68000.

The DDR and OR in each port occupy the same address. The control register determines the individual access.

Output and Data Direction Registers The output registers (ORA and ORB) interface with the external I/O devices and systems and are capable of driving a unit TTL load. Each bit of these ports is individually programmable to be either an input or an output. The data direction registers (DDRA and DDRB) determine the direction of the output register bit. If there is a 0 in the DDR bit position, the corresponding bit is an input. If there is a 1 in the DDR bit position, the corresponding bit is an output. For example, if \$07 (b7 b6 b5 b4 b3 b2 b1 b0 = 00000111) is written into DDRA, then PA7 through PA3 are configured as inputs and PA2 through PA0 are configured as outputs.

Control Registers CRA and CRB Control register CRA determines the nature of the control lines CA1 and CA2. Figure 7.2 illustrates the typical structure of CRA. Depending upon the application, an appropriate control word can be written into CRA to configure CA1, CA2, and IRQA (interrupt request port A). The CRB format is similar to that of CRA; it configures CB1, CB2, and IRQB (interrupt request port B) lines. Bit 2 is very important in CRA and CRB. When it is 0, the data direction register is selected.



6821 PIA Synchronous Interface with the 68000

The PIA is an 8-bit device and occupies either the lower 8 bits or the upper 8 bits of the data bus. To the processor, it resembles four memory locations (ORA/DDRA, CRA, ORB/DDRB, and CRB).⁴

Figure 7.1 illustrates the synchronous interface of the 6821 PIA-1 with the 68000 microprocessor. The decoded address bus, along with the \overline{AS} and \overline{VMA} signals, generates the chip selects for the PIA. PIA is connected to the lower data bus D0–D7; accordingly, \overline{LDS} is used to enable PIA-1. The A2 and A1 address lines drive the PIA register select inputs RS1 and RS0 and select either ORA/DDRA, CRA, ORB/DDRB, or CRB (for 00, 01, 10, 11 conditions on RS1 and RS0).

Interface logic senses the chip select signals and generates the \overline{VPA} signal to the processor. \overline{VPA} signifies a successful bus cycle and data transfer. The E clock initiates the data transfers and concludes the bus cycle.

Interface with any synchronous peripherals is similar to the PIA interface.

I/O Interface and Design Applications

One of the most important requirements of a digital system is the capacity for generating timing waveforms to accomplish various tasks at different intervals. With a microcomputer, such waveforms can be easily generated with great flexibility.

The following example problem deals with the initialization of the PIA in waveform generation.

Example 7.1 6821 PIA-1 I/O application: waveform generation.

In an industrial application, it is necessary to generate an 8-bit binary word, the value of which changes as $01, 02, 04, \ldots, 08$, and another 8-bit binary word, the value of which changes in increments of three ($00, 03, 06, \ldots$). Using the 000/PIA-1 interface of Figure 7.1, develop:

- 1. the necessary hardware
- 2. the software to accomplish this task. The base address of PIA is at \$020021.

Solution

- 1. Hardware: The hardware of Figure 7.1 is self-contained. To obtain two 8-bit binary words, both ports must be configured as outputs. Output drivers may be used to increase drive capability.
- 2. Software: Figure 7.3 indicates the 68000 operating assembly listings to accomplish the given task. Between lines 5 and 10, all the PIA registers are declared. Lines 11 and 12 initialize the D0 and D1 registers to \$00000000 and \$01. These registers will be used in the rest of the software.

Between lines 15 and 18, all the pins of port A and port B are configured as outputs by writing \$FF into the corresponding data direction registers (DDRs). At lines 21 and 22, \$04 is written into CRA and CRB, which changes b2 in these control registers to 1 and provides access to the output registers instead of the DDRs.

At lines 23 and 24, the byte contents of D0 and D1 are output to ports A and B, respectively. At line 25, the delay routine is called. At lines 26 and 27, D0 is incremented by \$03 and D1 is rotated one position left. These operations provide the next binary words to be output to ports A and B. At line 28, the BRA instruction loops the program back to line 23.

The delay routine between lines 31 and 34 produces a software delay, the value of which depends on the initial contents of D3. This delay is the amount of time during which the output port values remain the same.

LINE	ADDR		
	1 2 3 4 5 00020021 6 00020021 7 00020023 8 00020025 9 00020025 10 00020027 11 00001200 4280 12 00001202 1238 13 14	0001	;PIA ctr 2/14/89 ;initialize PIA OPT A ORG \$1200 DDRA EQU \$020021 ORA EQU \$020021 CRA EQU \$020023 DDRB EQU \$020025 ORB EQU \$020025 CRB EQU \$020027 START CLR.L D0 MOVE.B 01,D1 ;get access to DDRA & DDRB :set up Ports A & B as outputs
	15 00001206 13FC 0023	2000 0002	MOVE.B #\$00,CRA
	16 0000120E 13FC 0027	2000 0002	MOVE.B #\$DD,CRB
	17 00001216 13FC 0021	00FF 0002	MOVE.B #\$FF,DDRA
	18 0000121E 13FC 0025	00FF 0002	MOVE.B #\$FF,DDRB
	19 20 21 00001226 13FC	0004 0002	;get access to ORA & ORB ;and output data MOVE.B #\$04,CRA
	55000 25 13EC	0004 0002	MOVE.B #\$D4,CRB
	23 00001236 1300 24 00001236 1300 25 00001242 6108 26 00001244 5640 27 00001246 E319 28 00001246 60E0 29 0000124A 4E71	0002 0021 0002 0025	LOOP MOVE.B DD,ORA MOVE.B D1,ORB BSR.S DELAY ADDQ.W #\$D3,D0 ROL.B #\$01,D1 BRA.S LOOP NOP
	30 31 0000124C 363C 32 00001250 5343 33 00001252 66FC 34 00001254 4E75 34 00001256		;delay subroutine DELAY MOVE.W #\$0100,D3 AGAIN SUBQ.W #\$01,D3 BNE.S AGAIN RTS END
AS	SEMBLER ERRORS =	0	SYMBOL TABLE
AGAIN DDRB ORB	00001250 CRA 00020025 DELAY 00020025 START	25002000 2420000 00012000	CKB 00050051 DDKY 00050051



It is possible to interface another PIA to the upper part of data bus. The control registers can be appropriately configured in a manner similar to that described in Example 7.1 to effectively use the control signals. We will deal with interfacing the second PIA in another example which follows.

Example 7.2 Interfacing a second PIA.

In the control system application described in Example 7.1, it is now necessary to interface a second PIA, PIA-2, onto the upper part of the data bus.

- 1. Describe how this can be accomplished.
- 2. What is the memory map of PIA-2 given the conditions described?
- **3.** It is required that a low-to-high transition be recognized on CA1 to enable the interrupt and generate a positive pulse on CA2 for PIA-2. Explain the sequence of events that will accomplish this task.

Solution

1. **PIA-2 interface:** The PIA-2 interface is similar to the PIA-1 interface of Figure 7.1, with the following modifications:

PIA-2

68000

Connect D0–D7 data lines	to D8-D15 data lines
CHIP ENABLE	to UDS
Other control, address, and	same as PIA-1
chip selects	

2. Memory map of PIA-2: PIA-2 occupies the upper (or even) byte locations compared to PIA-1. Thus, the base address of PIA-2 is at \$020020. The memory map of PIA-2 is as follows:

ORA/DDRA	at	\$020020
CRA	at	\$020022
ORB/DDRB	at	\$020024
CRB	at	\$020026

3. Control word in CRA of PIA-2 for CA1 and CA2 control: Using the CRA format of Figure 7.2, it can be seen that writing a control word

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0 1 1 1 1 = \$2F

into CRA of PIA-2 defines CA2 as a pulse output, recognizes the CA1 low-to-high transition from the I/O, and activates the \overline{IRQA} interrupt line to the 68000.



FIGURE 7.4 The 66230 PI/T pin diagram and architecture. (Courtesy of Motorola, Inc.)

Consider port A of PIA-2 to be configured as input. In response to the CA1 transition and corresponding interrupt, the 68000 will access and read port A of PIA-2. Whenever the I/O port is accessed, a CA2 positive pulse, equal to the duration of one E clock, will be generated. The I/O device recognizes this pulse on CA2 and moves to the next I/O operation.⁵

The I/O device generates a low-to-high transition on CA1 when the next I/O data are available on port A. I/O operation becomes repetitive. The pulse-mode operation is equally valid when the port is configured as an output and the processor is writing data to the I/O device.

7.2 THE 68230 PARALLEL INTERFACE AND TIMER (PI/T)

Figure 7.4 illustrates the pin configuration and general architecture of the 68230 PI/T device. It is contained in a 48-pin DIP package and is fabricated with HMOS technology. The 68230 PI/T consists of two bidirectional 8-bit ports A and B and a multipurpose 8-bit port C. The bits are individually programmable to be either inputs or outputs for all three ports. In addition, there is a 4-bit H port for handshake operations. The H1 and H2 lines are associated with port A. The H3 and H4 lines are associated with port B. Port C can be configured to handle the interrupts and the DMA functions.

Registers and I/O Ports

The 68230 PI/T consists of 23 active 8-bit registers as shown in Figure 7.5. Information written into the appropriate registers by the 68000 processor controls the 68230 operation. Some of the PI/T registers are read-only and contain the status information of the I/O operations. The 68000 processor reads this information and performs the appropriate I/O functions as defined by the software. The 68230 PI/T device is very complex; however, we will present some of the basic features. For further detail, data sheets should be consulted.

Port Control Registers (PGCR, PACR, PBCR) The modes of operation of ports A and B and port H (handshake) are controlled by the control words written into the port general control register (PGCR) and the port A/B control registers (PACR/PBCR). These control registers are illustrated in Figure 7.6.

Data Direction Registers (PADDR, PBDDR, PCDDR) The direction of each bit in the port is determined by the contents of these registers. If there is a 1 in a bit position, the corresponding port bit is an output; if there is a 0, the corresponding port bit is an input. For example,

11110000

written into PADDR configures the lower four bits of port A as inputs and the upper four bits as outputs.

Number*	Symbol	Name	Function
1	PGCR	Port General Control Reg.	Controls port modes
3	PSRR	Port Service Request Reg.	Controls service routines
5	PADDR	Port A Data Direction Reg.	Controls direction PA
7	PBDDR	Port B Data Direction Reg.	Controls direction PB
9	PCDDR	Port C Data Direction Reg.	Controls direction PC
В	PIVR	Port Interrupt Vector Reg.	Contains interrupt vector
D	PACR	Port A Control Reg.	Controls H1/H2
F	PBCR	Port B Control Reg.	Controls H3/H4
11	PADR	Port A Data Reg.	Contains I/O data PA
13	PBDR	Port B Data Reg.	Contains I/O data PB
15	PAAR	Port A Alternate Data Reg.	Contains instant PA
17	PBAR	Port B Alternate Data Reg.	Contains instant PB
19	PCDR	Port C Data Reg.	Contains I/O data PC
1B	PSR	Port Status Reg.	Contains status H1-H4
1D		_	Not used
1F	-	_	Not used
21	TCR	Timer Control Reg.	Controls timer modes
23	TIVR	Timer Interrupt Vector Reg.	Contains timer vector
25			
27	CPRH	Counter Preload Reg. High	
29	CPRM	Counter Preload Reg. Med.	Contains 24-bit preloaded number
2B	CPRL	Counter Preload Reg. Low	
2D	—		
2F	CNTRH	Counter Reg. High	
31	CNTRM	Counter Reg. Med. }	Acts as a 24-bit counter
33	CNTRL	Counter Reg. Low	
35	TSR	Timer Status Reg.	Contains status of counters
37			Not used
39		and a second	Not used
3B		—	Not used
3D	—		Not used
3F	_	-	Not used

*Relative address increment with respect to the base address.

FIGURE 7.5 The 68230 PI/T register structure.

Data Registers (PADR, PBDR, PCDR) These registers contain the latched I/O data. Input data is latched during a read operation and output data is latched during a write operation. When the alternate data registers are used, however, I/O data is not latched, and is instantaneous.

Other Registers (PSRR, PSR, PIVR, TIVR) The PSRR controls the service requests of the interrupts, DMA, and the signal lines H1-H4. The PSR contains the status



of the handshake port H. The PIVR and TIVR contain the 8-bit address for the interrupt vectors to be used by the processor. The other counter/timer-related registers are for timing applications.

Interfacing the 68230 PI/T

Figure 7.7 diagrams the required connections between the 68000 and the 68230. The 68230 PI/T is driven by the 68000 processor clock. The decoded address bus, gated



Y1 active low for \$010000 . . \$01FFFF.

FIGURE 7.7 Interfacing the 68230 PI/T and the 68000.

with $\overline{\text{LDS}}$, generates the chip select $\overline{\text{CS}}$ signal to the 68230. The lower address lines A5-A1 drive the register select input lines RS5-RS1 to select one of the 23 active registers from the register bank.⁶

The PI/T data lines D7-D0 are connected to the lower byte of the data bus D7-D0, since the 68230 is selected via $\overline{\text{LDS}}$. The R/W and $\overline{\text{RESET}}$ signals from the processor directly drive the corresponding inputs of the PI/T. The multifunction port signals PC3, PC5, PC6, and PC7 are interfaced with the 68000 through the interrupt control
logic as indicated. PC0, PC1, PC2, and PC4 are available for any other I/O interface. Ports A, B, and H are used for the I/O interface.

We will now review the concepts introduced thus far with the help of an example problem.

Example 7.3 The 68230 PI/T interface.

Consider the interface diagrammed in Figure 7.7.

- 1. What is the address range for the 68230?
- 2. Where are PGCR, PADDR, and PBDDR located?
- **3.** Suppose it is necessary to program port A as an 8-bit output port and port B as output on lines PB7–PB2 and input on lines PB1 and PB0. Configure the appropriate registers.

Solution

1. Address range: The $\overline{Y1}$ output of the address decoder network is active low for the address range \$010000 to \$01FFFF. (Refer to Section 6.3 of Chapter 6.) It is further gated with the A6 and \overline{LDS} signals. The \overline{CS} signal is generated when $\overline{Y1}$, \overline{LDS} , and A6 are all at a low level. There is a redundant memory map for the 68230 on the odd address boundary as shown:

Primary \longrightarrow	\$010001 to \$01003F
	\$010081 to \$0100BF
	\$010101 to \$01013F
Redundant \longrightarrow	:
	:
	:

2. Locations of PGCR, PADDR, and PBDDR: Following the given address range and Figure 7.5, all the registers are sequentially mapped at odd byte locations as shown (primary):

PGCR located at 010001 PADDR located at 010005 PBDDR located at 010007

Redundant locations are also possible.

3. A and B ports (refer to Figure 7.6): Both ports are used in the unidirectional 8-bit mode (mode 0). As such, PGCR, PADDR, and PBDDR should be initialized as indicated in the diagram that follows. The H port is not used, and PACR and PBCR need not be initialized.

		b7	b6	b5	b4	b3	b2	b1	b 0
Mode 0	PGCR	0	0	0	0	0	0	0	0
Port A output		_			_	_	_		
	PADDR	1	1	1	1	1	1	1	1
Port B: PB0 and PB1									
inputs; others output	PBDDR	1	1	1	1	1	1	0	0
			_				_		

In the preceding example, because of the selection of the 68230 due to the \overline{LDS} signal, the registers are mapped at consecutive odd byte locations. By changing \overline{LDS} to \overline{UDS} and connecting the data bus of the 68230 to the upper byte of the 68000 data bus (D8–D15), the 68230 can be easily mapped at consecutive even bytes. To make full use of the 16-bit data bus of the 68000, one PI/T device is interfaced with the lower byte and a second PI/T is interfaced with the upper byte of the data bus.

7.3 DATA ENTRY AND DISPLAY SYSTEMS

In any computer system, data entry and data display are of utmost importance. A simple data entry mechanism may be a switch or a keyboard. A complex data entry mechanism may involve sophisticated sensors. In either case, the processor reads an input port and interprets and validates the entered data.

Similarly, a simple data display may be a light-emitting diode (LED). Complex data display may involve sophisticated graphics on a terminal. In either case, the processor sends the processed data to an output display port.

The Keyboard and Hex Display Interface

As illustrated in Figure 7.8, the keyboard/display interface to the 68000 through the 68230 PI/T combines data entry and display concepts. The keyboard encoder (74C922) activates one of the X columns and scans the Y rows to detect if any key has been pressed. When a key is pressed, the 74C922 encodes the X and Y data to corresponding binary data on its ABCD outputs. In addition, a data-valid signal is generated on its DV output whenever a valid key is pressed.

System Hardware and Software Considerations

Hardware The encoded ABCD signals and the DV signal from the encoder are interfaced to port B. Two 7-segment display devices are interfaced to port A. These devices (7300 series) have internal decoders and drivers and display the pressed key in hex format. For this application, port A is configured as an output port and port B as an input port.

FIGURE 7.8 Keyboard/display 68230 PI/T interface with the 68000 through and 68000 HEX 74C922 keyboard the 68230 PI/T. (Courtesy of (see Figure 7.7 for keyboard encoder hardware details) Aldo Aden and Ignacio Martinez: FIU.) 17 0 2 3 PB0 $\mathbf{Y1}$ A 2 4 5 7 16 6 В PB1 Y28 9 3 15 я b С PB2 **Y**3 d f 14 с e 4 D PB3 Y4 7 12 DV PB4 **X**4 8 **X**3 6 10 MASK **X**2 0.1 11 5 OSCI X1 0.01 9.13 V_{cc} LSD PA0 PA1 PA2 7300 displays PA3 with internal - Gnd drivers V_{cc} MSD PA4 PA5 PA6 PA7 Gnd

All capacitors are in microfarads.

Software Figure 7.9 is the system flowchart. The assembled listings for the keyboard/ display interface are indicated in Figure 7.10.

Between lines 15 and 21 in the listings, the initializations are accomplished. The 68230 is configured to operate in mode 0 by loading 00 into the PGCR. Port B is configured as input and port A as output by loading 00 and FF into the respective data direction registers PBDDR and PADDR.

The main routine between lines 23 and 36 calls the **keycode subroutine** to obtain valid key code. It then sends the valid key code to port A to be displayed. The main routine also calls the **check subroutine** to check whether any new key has been pressed. This is necessary to ensure that the same key is not being recognized all the time. When a second key is pressed, the main routine shifts the old key code to the MSD position,

FIGURE 7.9 Flowchart for the keyboard/display I/O interface to the 68230 PIT/68000 system.



LINE ADDR 1; KEYBOARD/DISPLAY INTERFACE 2; ADEN/MARTINEZ/SUBBARAO 7/86 F 3; READS AND DISPLAYS VALID KEY	.I.U CODE
ς, 5 6 7 8; 68230 PI/T REGISTERS DEFINED	LLEN 108 OPT A ORG \$1000
9 00010001 PGCR EQU 10 00010005 PADDR EQU 11 00010007 PBDDR EQU 12 00010011 PADR EQU 13 00010013 PBDR EQU 14 0002000 STKP EQU 15; INITIALIZE REGISTERS AND PI/ 16 00001000 13FC 00001 INIT	<pre>\$010001 ;GENERAL CONTROL REG \$010005 ;PA DATA DIR REG \$010007 ;PB DATA DIR REG \$010011 ;PA DATA REG \$010013 ;PB DATA REG \$002000 ;STACK POINTER VALUE T PORTS MOVE.B #\$00,PGCR:MODED</pre>
0001 17 00001008 13FC 0000 0001	MOVE.B #\$00,PBDDR; PB INPUT
0007 18 00001010 13FC 00FF 0001	MOVE.B #\$FF, PADDR; PA OUTPUT
0005 19 00001018 267C 0001 0011 20 00001018 267C 0001 0013 21 00001024 227C 0000 2000 22;KEY PROCESSING AND DISPLAY MAIN 23 0001024 4280 MAIN 24 0001024 4280 MAIN 25 0001024 4280 MAIN 26 0001032 4671 AGAIN 26 0001034 4200 29 29 0001034 610C 30 30 0001034 610C 31 31 0001035 D001 33 34 0001046 6116 35 35 00001046 6056 34 </td <td>MOVEA.L #PADR,A3;A3 REFERS PADR MOVEA.L #PBDR,A4;A4 REFERS PBDR MOVEA.L #STKP,A7;STACK DEFINED AIN ROUTINE: CLR.L DU;CLEAR DU CLR.L D1 ;CLEAR DL BSR.S KEY CODE MOVE.B DU,(A3); TO DISPLAY NOP MOVE.B DU,D1 ;SAVE OLD KEY BSR.S CHECK ;SAME KEY CHECK BSR.S KEYCODE ;GET KEY CODE LSL.B #4,D1 ;OLD KEY TO MSD ADD.B D1,D0 ;TWO KEY CODE MOVE.B DD,(A3) ;DOUBLE DISPLAY BSR.S CHECK ;SAME KEY CHECK BRA.S MAIN ;LOOP BACK NOP</td>	MOVEA.L #PADR,A3;A3 REFERS PADR MOVEA.L #PBDR,A4;A4 REFERS PBDR MOVEA.L #STKP,A7;STACK DEFINED AIN ROUTINE: CLR.L DU;CLEAR DU CLR.L D1 ;CLEAR DL BSR.S KEY CODE MOVE.B DU,(A3); TO DISPLAY NOP MOVE.B DU,D1 ;SAVE OLD KEY BSR.S CHECK ;SAME KEY CHECK BSR.S KEYCODE ;GET KEY CODE LSL.B #4,D1 ;OLD KEY TO MSD ADD.B D1,D0 ;TWO KEY CODE MOVE.B DD,(A3) ;DOUBLE DISPLAY BSR.S CHECK ;SAME KEY CHECK BRA.S MAIN ;LOOP BACK NOP
37;KEY CODE ROUTINE:READS PB: OF 38 00001046 1014 39 00001046 0800 0004 40 00001046 67F8 41 0000104E 0200 000F 42 00001056 4E75	TAINS KEY CODE AS LOW NIBBLE IN DO MOVE.B (A4),DD;READ KEY BTST #4,DD ;DATA VALID ? BEQ.S KEY CODE AND.B #\$OF,DD RTS
43;CHECK ROUTINE:CHECKS IF SAME 44 00001058 1014 CHECK 45 00001058 0800 0004 46 0000105E 66F8 47 00001064 4E75 48 00001066	KEY AND LOOPS UNTIL NEW KEY MOVE.B (A4),DD;READ KEY BTST #4,DD BNE CHECK RTS END

FIGURE 7.10 The 68230/68000-based keyboard/display system listings.

puts the new code in the LSD position, and displays it (lines 31 to 33). The program then goes back into the main loop.

The **keycode routine** between lines 38 and 42 reads port B and loops until the data-valid signal is high (signifying that a key has been activated). It then puts the valid key code in the lower nibble of the D0 register and returns to the main routine.

The **check routine** between lines 44 and 47 checks whether the same data-valid signal is present, signifying that the same key has been kept pressed.

The following example problem provides a review of the keyboard/display interface with the 68000/68230 system.

Example 7.4 Keyboard/display interface with 68000/68230 system. Consider the hardware and software of Figures 7.8, 7.9, and 7.10.

- 1. What happens when the same key is kept pressed continuously?
- 2. The keys are pressed in sequence as follows:

12345

Indicate how the keys are displayed.

Solution

- 1. Same key: It will be displayed in the LSD position. The program goes into an indefinite check loop and will not recognize any other key. This concept is known as key lockout.
- 2. Key display: After two key entries, the MSD is cleared to the 0 condition. The display is as follows:

lst key	0		
	U	1	
2nd key	1	2	
3rd key	0	3	
4th key	3	4	
5th key	0	5	
T NT NT	ith key 5th key	Ith key 3 5th key 0	Ith key345th key05

The preceding example sheds light on the initialization of the appropriate registers of the 68230 PI/T. In I/O applications, it is usually necessary to analyze the existing software and predict the results, as we have done in the second part of the problem. The keyboard and segment displays may be replaced by other data entry and display mechanisms. The concepts we have discussed remain valid. Modifications, such as software switch debouncing, can be accomplished by checking the key code for sameness with a delay in between.

Other Forms of Keyboard and Interface Schemes

The hex keyboard we have examined is of limited scope. The computer and other keyboards have up to 128 key positions. A 128-position keyboard can be wired as a 16-by-8 XY matrix; however, the key positions can be conveniently located. Figure 7.11 shows a conceptual 128-position keyboard interface with the 68000 through the 68230 PI/T port B.



The processor activates one line of the 16-column input lines (X0-X15) through a 4/16 decoder connected to lines PB0 through PB3 of the PI/T. It then senses one line of the eight-row output lines (Y0-Y7) through an 8/1 multiplexer driven by the lines PB4 through PB6 of the PI/T. The Z output of the multiplexer is connected to the PB7 line. When a key is pressed, the Z output goes active for a unique combination of the digital word on lines PB0 through PB6. This essentially generates a 7-bit binary code for the 128-position keyboard.

In the case described, only port B of the PI/T is used. PB0 through PB6 must be configured as outputs and PB7 as input. The software generates a sequential 7-bit word on lines PB6 through PB0. When a key is pressed, the PB7 input is activated. The processor senses this condition and matches the 7-bit code on lines PB6 through PB0 to the

pressed key. Additional software can process this binary information to generate other key codes, such as ASCII. The concept can be extended to any size key matrix.

In order to display one of the 128 keys, more sophisticated display units, such as the terminal or alphanumeric type, are required.

7.4 ELECTROMECHANICAL APPLICATIONS

Many industrial applications depend on position control, which can be accomplished with the help of **stepper motors**. Stepper motors can be controlled by microprocessors for flexibility and accuracy. In this section, we will describe a 68000-driven electromechanical position control system using the stepper motor.^{7,8}



Rotational and Linear Stepper Motors

In Figure 7.12, we see some typical stepper motors. They are available in the range of 0.9 to 7.5 degrees per step. Each stepper motor has four windings: W0, W1, W2, and W3. When the code on these windings changes in a given sequence, the stepper rotates one step either clockwise or counterclockwise, as indicated in Figure 7.13. Linear steppers have an internal gear mechanism to convert rotational motion into linear motion.

Counter-	W Code (hex)	W3	W2	W1	WO	Function
	0 F	1	1	1	1	Standby
	03	0	0	1	1	First CW code
	09	1	0	0	1	Move one step
	0 C	1	1	0	0	Move one step
	0 6	0	1	1	0	First CCW code
	0 F	1	1	1	1	Standby
Clockw	ise			0:	Activate	s the stepper coil.

FIGURE 7.13 W code word for stepper-motor windings.

Stepper-Motor Interface Considerations

Hardware Figure 7.14 shows interface of a 7.5-degree resolution stepper motor with the 68000/68230 PI/T system. The four windings (W0–W3) are connected to port A of the 68230 PI/T through optoisolators and high-current drivers, as shown. **Optoisolators** prevent the inductive transients from the motor windings from feeding back into the microcomputer module. The sensor inputs on port B provide an S control word for the stepper movement. The format of the S control word is as follows:



b7 = 0 Clockwise 1 Counterclockwise



FIGURE 7.14 Typical interface of the stepper motor and the 68000/68230 PI/T system. (Courtesy of J. Wongchang, J. Launez, and F. Chorlett, FIU).

If the stepper code does not change, the stepper will not rotate and stays in the same position. When the code is changed, there is some delay before the stepper responds. A delay of 10 to 100 milliseconds is typical.

Software The operating listings for the preceding stepper-motor system are given in Figure 7.15. Between lines 5 and 21, the required PI/T registers are declared and initialized. The 68230 PI/T is set up for mode 0 operation, with handshake lines disabled. Port A is configured as an output port and port B as an input port. The D2 and D3 registers are loaded with the first stepper code words for the clockwise and counterclockwise routines, as depicted in Figure 7.13.

LINE ADDR 1;stepper 2/89 2 3		OPT ORG	A \$1200
4;declare 68230 5 00010001 6 00010005 7 00010007 8 00010011 9 00010013 10 00010015 11 0001001F	registers	PGCR PADDR PBDDR PADR PBDR PACR PBCR	EQU \$010001 EQU \$010005 EQU \$010007 EQU \$010011 EQU \$010013 EQU \$01001D EQU \$01001F
13 00001200 13FC 0001		INIT MOVE.B	μιτ #\$00,PGCR
14 00001208 13FC	0000 0001	MOVE.B	#\$00,PACR
15 00001210 13FC	0000 0001	MOVE.B	#\$00,PBCR
16 0001218 13FC	0000 0001	MOVE.B	#\$OO,PBDDR
17 00001220 13FC	00FF 0001	MOVE.B	#\$FF,PADDR
18; initialize st 19 00001228 1430 20 00001220 1630 21 00001230 1830	epper codes 0033 0066 00FF	MOVE.B MOVE.B MOVE.B	#\$33,D2 ;cw code #\$66,D3 ;ccw code #\$FF,D4
23 00001234 1039 24 0000123A 6708 25 0000123A 6708 26 0000123C E308 26 0000123E 640C 27 00001240 651A 28 00001242 60F0		READ MOVE.B BEQ.S LSL.B BCC.S BCS.S BRA.S	PBDR,DD NULL ;null routine #1,DD CW ;clockwise routine CCW ;counterclockwise READ
29 00001244 13C4 30 0000124A 60E8 31 0000124A 60E8 32 00001252 6118	0001 0011	NULL MOVE.B BRA.S CW MOVE.B BSR.S BOR B	D4,PADR READ D2,PADR DLY ;delay routine #1.D2
34 00001256 5500 35 00001258 66F2 36 00001258 60D8 37 0000125C 13C3 38 00001262 6108 39 00001264 E31B 40 00001266 5500	0001 0011	SUBQ.B BNE.S BRA.S CCW MOVE.B BSR.S ROL.B SUBQ.B	#2,DD CW READ D3,PADR DLY ;delay routine #1,D3 #2,DD
41 00001268 66F2 42 00001268 60C8 43 0000126C 2A3C 44 00001272 4E71 45 00001274 0485 46 0000137A 66F6 47 0000127C 4E75	0000 61A8 A 0000 0001	BRE.S BRA.S DLY MOVE.L GAIN NOP SUBI.L BNE.S RTS	READ #25000,D5 #01,D5 AGAIN

FIGURE 7.15 The 68000 assembly listings for the stepper-motor interface.

The **READ module** between lines 23 and 28 reads the S control word, checks it, and branches to the appropriate routines. The **NULL module** at lines 29 and 30 outputs the null code to the stepper and branches back to the READ module.

The **CW module** between lines 31 and 36 outputs the clockwise code to the stepper, calls the **DLY subroutine** for the stepper-response delay, and generates the next clockwise sequential code (ROR.B #1,D2 instruction). It then goes into the CW loop until the D0 register (which contains information about bits b6 through b0 of the S control word) is decremented to zero. In effect, this amounts to rotating the stepper in the clockwise direction, as specified by the S control word. Finally, the CW module branches back to the READ module.

The **CCW module** between lines 37 and 42 is similar to the CW module. It rotates the stepper in the counterclockwise direction as specified by the S control word. It also branches back to the READ module.

The **DLY module** between lines 43 and 47 generates the delay required for the stepper motor to respond.

We will now review the stepper-motor interface by means of an example problem.

Example 7.5 The stepper-motor interface.

Consider the stepper-motor interface described in Figures 7.13, 7.14, and 7.15.

- 1. Explain in detail how the CCW module works.
- 2. Assume an 8-MHz processor clock. Compute the approximate delay value for the DLY routine.
- 3. The S control word is $0F = 0\ 0\ 0\ 1\ 1\ 1\ 1$. How many times will the stepper rotate and in which direction?

Solution

1. The CCW module: This module is contained between lines 37 and 42 of Figure 7.15. The software details are as follows:

CCW	MOVE.B	DJ, PADR	*	output counterclockwise code to stepper.
	BSR.S	DLY	;	call the delay routine.
	ROL.B	#1,D3	,	generate next CCW code in the upward sequence.
	SUBQ.B	#2,DO	;	subtract 2 from DD. DD contains left shifted S control word.
	BNE.S	CCW	;	branch back to CCW until DD is decremented to
	BRA.S	READ	;	zero. branch back to READ module.

2. DLY routine timing Td: The T(R/W) values for the instructions in the DLY routine are as follows (refer to Section 3.5 of Chapter 3):

		T(R / W)	
DLY	MOVE.L #25000,D5	12(3/0)	
AGAIN	NOP	4(1/0)	
	SUBI.L #01,D5	16(3/0) T = 30	D
	BNE.S AGAIN	10(2/0) branch taken	
		8(1/0) branch not taken	

The AGAIN loop is run 25,000 times. Each time it takes 30 T-states, as shown. At 8 MHz, each T-state corresponds to 125 nanoseconds. Thus, the approximate delay time is as follows:

 $Td = 25,000 \times 30 \times 125$ nanoseconds = 93.75 milliseconds

3. Stepper rotation: For the S control word:

OF = 0 0 0 0 1 1 1 1

The rotation is clockwise, since b7 = 0. The stepper rotates 15 times.

In the preceding example, we have introduced the very practical modular software approach. It involves writing independent software modules with local parameters and using them in conjunction with each other to generate system-level software activity.

Position Control Systems

Several stepper motors can be connected to a microcomputer, with each stepper controlling one axis. For example, an XY plotter system could have three steppers: X, Y, and Z. The X and Y steppers would control the X- and Y-axis motions and the Z stepper would control the Z-axis pen motion. Such a system is illustrated in Figure 7.16. Port A of PI/T-1 drives the X and Y steppers. Ports B and C of PI/T-1 accept the control words from the X and Y steppers. Port A of PI/T-2 drives the Z stepper and port B of PI/T-2 accepts the control word from the Z stepper.

The software involves reading each control word and moving the corresponding stepper accordingly. Software for each stepper is similar to that presented in Figure 7.15. Care should be taken to avoid control of one stepper affecting control of another.

A **robotic system** is a more complex position control system in which as many as ten stepper motors control individual movements. A parallel printer interface involves controlling three or more stepper motors. The system interface and the software, however, are similar to those we have described.⁹



7.5 SUMMARY

In this chapter we introduced the parallel I/O interface with the 68000 processor. Two of the most popular and widely used devices are the 6821 PIA and the 68230 PI/T.

The 6821 PIA (peripheral interface adapter) is a synchronous 8-bit parallel interface device, belonging to the earlier 6800 microprocessor. It has two individually programmable 8-bit I/O ports, A and B, along with the associated control signals. The PIA contains six internal registers and occupies four bytes of memory space. The processor communicates with the external I/O with the help of these registers.

The 68230 PI/T (parallel interface and timer) is an asynchronous parallel interface device belonging to the 68000 family of processors. It has three individually programmable 8-bit I/O ports, A, B, and C. In addition, it has a 4-bit handshake control, port H. The PI/T contains 23 active 8-bit internal registers and occupies 23 bytes of memory space. The PI/T communicates with the external I/O with the help of these registers.

The 68000 family of processors uses memory-mapped I/O in which the I/O interface is similar to the memory interface. The PIA/68000 interface uses the synchronous bus. In the case of the PI/T, the asynchronous bus is used.

In the waveform-generation I/O application (Example 7.1), we described the interface of the 68000 and 6821 PIA and the PIA initialization schemes. Waveform generation can be extended to generate any required timing sequence for digital words.

In our discussion of data entry and display systems, we described the interface of external I/O units, such as keyboards and segment displays, to the 68000/68230 PI/T systems. Keys can be electrically wired as an XY matrix. The processor generates a digital word and drives the interface logic for the matrix-type keyboard. The processor then senses the key closure through the interface logic and generates the appropriate key code for the closed key using software routines.

The stepper-motor interface to the 68000/68230 PI/T system emphasizes electromechanical position control applications. Any complex position control system can be easily implemented by means of stepper motors and microcomputer control. A threestepper system can control XY plotters and a pen-motion mechanism. A robotic system is a more complex position control system in which up to ten stepper motors control individual movements.

PROBLEMS

- 7.1 Using the 68000/6821 PIA interface, develop a waveform-generator system in which
 - (a) port A resembles an 8-bit up counter and port B an 8-bit down counter;
 - (b) modification of the software results in a 16-bit shift register type system.
- 7.2 Describe the details of the 68000/6821 PIA interface with PIA-1 base address at \$020021 and PIA-2 base address at \$020020.
- **7.3** For the I/O system of Figure 7.7, specify the address locations of all of the 68230 PI/T registers
 - (a) in the primary address range;
 - (b) in the redundant address range.
- 7.4 Redesign the I/O system of Figure 7.7 so that the 68230 is contained between \$010001 and \$010003F, without any redundancy.
- 7.5 Configure and write proper words into the appropriate PI/T registers so that
 - (a) PA7 through PA3 are outputs and PA2 through PA0 are inputs,
 - (b) PB7 through PB0 are bidirectional, and
 - (c) handshake lines are not used.
- 7.6 Configure and write proper words into the appropriate PI/T registers so that
 - (a) ports PA and PB are 16-bit bidirectional,
 - (b) port H is low active, and
 - (c) the H interrupts are disabled.
- 7.7 Redesign the I/O system of Figure 7.7 interfacing two 68230 PI/T devices. The memory map indicates PI/T-1 base address at \$010000 on an even byte boundary; PI/T-2 base address at \$010001 on an odd byte boundary.
- **7.8** Given the conditions of Problem 7.7, describe the memory map of both 68230 devices in detail.
- **7.9** State whether the system of Figure 7.7 will function properly under the following conditions:
 - (a) $\overline{\text{LDS}}$ and $\overline{\text{UDS}}$ are interchanged.
 - (b) $\overline{\text{LDS}}$ is inactive all the time.

Briefly explain your answers.

- 7.10 Design an I/O system with two 68230 PI/T devices and conceptualize how to accomplish the following tasks:
 - (a) Drive 32 individual relay coils by the 68230 ports.
 - (b) Drive 16 individual relay coils and read in a 16-bit I/O control word.

- 7.11 Repeat Problem 7.10, with the system driving all 32 relay coils, but also accepting 32-bit control information on the same ports. (*Hint:* External multiplexers may be required.)
- 7.12 With information from the data sheets, fully explain the operation of the keyboard and the 74C922 interface with the 68000/68230 system.
- 7.13 Redesign the keyboard/display interface system to allow for an extended display to 4 hex digits. Port C may be used to drive the extra display digits.

Write the software to achieve the display shift. (The old digit is to be shifted to the MSD position and the newest digit is to be displayed in the LSD position.)

- 7.14 Analyzing the software of Figure 7.10,
 - (a) specify the condition of the display at the time of power-up;
 - (b) at the beginning of the program;
 - (c) when the program is running in the loop and the system reset is activated.
- 7.15 The following keys have been activated in sequence:
 - 1324576809

Using the software of Figure 7.10, show how they are displayed in pairs.

- 7.16 Modify the software of Figure 7.10 so that
 - (a) before any key is pressed, 00 will be displayed;
 - (b) before any key is pressed, a flashing FF will be displayed.
- 7.17 With reference to the software of Figure 7.10, what will be displayed if two keys are pressed simultaneously? What is this condition called?
- 7.18 Design the hardware and software for the ASCII keyboard interface indicated below. You may use the system video monitor to display the typed characters.



- 7.19 For the system of Problem 7.18, develop software that will result in key lockout.
- **7.20** Repeat Problem 7.19 so that key rollover will occur (that is, keys will be identified in the order of the scanning sequence of the keyboard).
- **7.21** With reference to Example 7.5, design a stepper-motor controller system in which the stepper completes the clockwise rotation of 360 degrees, reverses to perform the counterclockwise rotation, and so on.
 - (a) In intervals of 100 milliseconds per step.
 - (b) In intervals of one second per step.
- 7.22 Redesign the stepper-control system of Example 7.5 so that each time the stepper is activated it goes through
 - (a) a 30-degree rotation;
 - (b) a 60-degree rotation.

7.23 Design a solar tracking system according to Figure 7.17. Stepper 1, containing optical sensors, rotates between 0 and 180 degrees in 24 steps and identifies the maximum intensity position. Stepper 2, containing the solar plates, then rotates to the maximum intensity position. The solar stepper position should be changed once every ten minutes. Also develop the software for this system.





7.24 Repeat Problem 7.23 so that the solar stepper position

- (a) is updated every minute;
- (b) is updated continuously.

(Hint: The sensor stepper has to scan all 24 positions before moving the solar stepper.)

- 7.25 A conveyor-belt system is illustrated in Figure 7.18. The S input controls both steppers, as shown in the accompanying table. Consider 7.5-degree steppers. Slow movement corresponds to 24 steps per minute. Fast movement corresponds to 96 steps per minute. Design the system with hardware and software.
- 7.26 In the preceding problem, the S3 input is a safety input. Design a safety system in which power will shut down and an alarm will sound if S3 is active high for more than a minute on a continuous basis.



ENDNOTES

- 1. Motorola, Inc. "Data Sheets on 6821 PIA." In *Microcomputer Components Data Book*. Phoenix, AZ: Motorola Technical Operations, 1986.
- 2. Motorola, Inc. 68230 PI/T Data Book. Phoenix, AZ: Motorola Technical Operations, 1986.
- 3. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 4. Miller, M.A. "Parallel Interfacing the 68000." Chap. 5 in *The 68000 Microprocessor: Architecture, Programming, and Applications.* Columbus, OH: Merrill, 1988.
- 5. Subbarao, W. Microprocessors: Hardware, Software, and Design Applications. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 6. Andrews, M. Self-Guided Tour through the 68000. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 7. Airpax, Inc. Data Book on Stepper Motors. Cheshire, CT: Airpax, 1988.
- 8. Fu, K.; Gonzalez, R; and Lee, C. "Introduction." Chap. 1 in *Robotics: Control, Sensing, Vision, and Intelligence*. New York: McGraw-Hill, 1987.
- 9. Scherer, V., and Peterson, W. The MC68230 PI/T Provides an Effective Interface. App. Note #854. Austin, TX: Motorola Microprocessor Group, 1982.

CHAPTER

8

The 68000 Serial Interface and Applications

Objectives

In this chapter we will study:

Principles of serial data communication Architecture of the 6850 ACIA and interface with the 68000 Implementation of the RS-232 serial interface Architecture of the 68901 MFP and interface with the 68000 System applications using the serial interface.

8.0 INTRODUCTION

Slower I/O systems, such as keyboards, terminals, modems, and other electromechanical units, usually communicate with fast processors through a serial interface. This reduces the number of external connections to the processor interface.¹

Of the several serial interface and communication devices, the 6850 asynchronous communications interface adapter (ACIA) and the 68901 multifunction peripheral (MFP) are widely used with 68000-based systems. The **6850 ACIA** belongs to the earlier 6800 family and has standard RS-232 interface properties. The **68901 MFP** is a 68000-family serial interface device and has additional ports and interrupt processing logic associated with it.

Study of the material in this chapter will provide background knowledge of serial data communication concepts. It will also help the reader develop practical applications using the serial interface.

8.1 SERIAL DATA COMMUNICATION CONCEPTS

The information sending station is called the **transmitter** and the information receiving station is called the **receiver**. In serial communications, data travels between the transmitter and the receiver serially on a single line, one bit at a time. The **American Standard Code for Information Interchange (ASCII)**, as shown in Figure 8.1, is the most widely used 7-bit code for serial data communications.²

LSD	MSD	0 000	1 001	2 010	3 011	4 100	5 101	6 110	7 111
0	0000	NUL	DLE	SP	0	@	Р	1	р
1	0001	SOH	DC1	1	1	Α	Q	а	q
2	0010	STX	DC2	46	2	В	R	b	r
3	0011	ETX	DC3	#	3	С	S	с	S
4	0100	EOT	DC4	\$	4	D	Т	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	,	7	G	W	g	w
8	1000	BS	CAN	(8	Н	Х	h	х
9	1001	HT	EM)	9	Ι	Y	i	у
А	1010	LF	SUB	*	:	J	Z	j	Z
В	1011	VT	ESC	+	;	K	[k	{
С	1100	FF	FS	,	<	L	\	1	Ĩ
D	1101	CR	GS	-	=	Μ]	m	}
Е	1110	SO	RS		>	Ν	↑	n	~
F	1111	SI	VS	1	?	0	÷	0	DEL

FIGURE 8.1 ASCII codes used in microcomputer systems.

Figure 8.2 illustrates a typical asynchronous serial data frame. The **start bit** signifies the beginning of the serial data frame. The next seven bits (b6-b0) represent the ASCII-coded data element. The next bit is the **parity bit**, which is used for error checking. If even parity is used, the total number of 1s in the data frame should be an even number, including the parity bit. If odd parity is used, the total number of 1s in the data frame should be an odd number. If the parity does not check out at the receiving end, the data frame is in error and will be rejected. The last bits are the **stop bits**, signifying the end of the data frame. There may be one or two stop bits per serial frame.



The rate of data transmission is specified in bits per second and is known as the **baud rate.** The transmitter and the receiver are adjusted to the same baud rate. The receiver recovers the data element from the received serial data frame.

The following example problem will further clarify basic serial data communication concepts.

Example 8.1 Serial data communications.

Refer to Figures 8.1 and 8.2.

- 1. Specify what ASCII character is being transmitted.
- 2. What is the type of parity, even or odd?
- **3.** If the data transmission rate is 300 baud, how many ASCII characters can be transmitted per second on a continuous basis?

Solution

1. ASCII character: The data element contained in b6-b0 is

$$1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 = $59$$

which corresponds to ASCII character Y.

- 2. Parity: Including the start and parity bits, the total number of 1s in the data frame is equal to 4, which is an even number. Thus, the data frame has even parity.
- 3. Characters per second: Each serial frame, composed of the start, data, parity, and stop bits, is 11 bits long and represents one character. At 300 baud, the number of frames per second = 300/11 = 27.2. Thus, 27 characters per second can be transmitted.

A baud rate of 300 is relatively slow, but is standard for such electromechanical equipment as keyboards and terminals. With electronic high-speed serial devices, such as modems, higher rates of up to 9600 baud are quite common. Other codes, such as the

8-bit Extended Binary Coded Decimal Interchange Code (EBCDIC), are also very popular. In any event, the basic concepts of the serial data communication remain the same.³

8.2 6850 ACIA GENERAL ARCHITECTURE

The ACIA is a 24-pin DIP device fabricated with NMOS technology. It is one of the industry standard serial communication devices. In Figure 8.3, the pin configuration and internal architecture of the 6850 ACIA are diagrammed.^{4,5}

Registers and I/O Ports

As shown in Figure 8.3(b), the ACIA consists of four registers:

the control register (CR); the status register (SR); the transmit data register (TDR); and the receive data register (RDR).

The **control register** (CR) is a write-only register and is written by the processor to configure the ACIA mode of operation.

The status register (SR) is a read-only register and is at the same address space as the CR. It contains the status of the events associated with the ACIA. The processor reads and interprets the status information and performs the appropriate operations.

The transmit data register (TDR) is a write-only register. The processor writes the 8-bit word to be transmitted into this TDR. The parity and control units in the ACIA insert proper parity, start, and stop bits to the data element and generate a complete serial frame. The transmit control logic in the ACIA shifts this frame serially on the transmit data (TXD) line.

The receive data register (RDR) is a read-only register and is at the same address space as the TDR. It receives the serial data on the receive data (RXD) input line and converts it into an 8-bit parallel word. The parity and control units within the ACIA check and separate the parity, start, and stop bits. The processor reads this 8-bit data in the RDR when it is ready. Any parity error information is sent to the status register.

The ready-to-send (RTS) and clear-to-send (\overline{CTS}) lines are handshake signals between the ACIA and the I/O units. The data carrier detect (\overline{DCD}) signal is an input to the ACIA and signifies that the transmission carrier is in progress. The register select (RS) line is used to select between the CR/SR and the TDR/RDR pairs.

The **receive clock (RXCLK)** and the **transmit clock (TXCLK)** are the shift clock inputs. They are conditioned by the internal clock generator logic for appropriate receive and transmit baud rates.





Modes of Operation and Status Conditions of the ACIA

The contents of the control register, as shown in Figure 8.4(a), control the modes of operation of the 6850. The ACIA can activate the interrupt line \overline{IRQ} , on occurrence of such events as filling of the RDR, emptying of the TDR, and activation of the \overline{CTS} . The interrupts can be enabled or disabled by bit 7. RTS output can be configured to be active



high or low, and the associated interrupt activation can be enabled or disabled by bits 6 and 5. Data formatting can be accomplished by bits 4, 3, and 2. The reset and the clock functions are controlled by bits 1 and 0.

The status register illustrated in Figure 8.4(b) contains status information on the 6850 signals and events. If the interrupt has occurred, b7 is set. Bits 6, 5, and 4 are set for parity, overrun, and frame errors, respectively. A **parity error** occurs when an even parity is detected instead of an expected odd parity, or vice versa. An **overrun error** occurs when new data is shifted into the RDR, destroying the old data before it is read by the processor. A **frame error** occurs when the stop bits are not detected as expected at the end of the frame.

Bit 3 specifies the activity on the $\overline{\text{CTS}}$ line. Bit 2 is set if the data carrier is absent. Bit 1 is set if the TDR is empty. Bit 0 is set if the RDR is full. The processor reads these status conditions and responds accordingly. Reading or writing into the corresponding registers clears the flag conditions in the SR.

The following example problem will clarify the internal architecture of the ACIA.

Example 8.2 6850 ACIA architecture.

In a data transmission application, 6850 is at address space \$010041 for CR/SR and at \$010043 for TDR/RDR.

- 1. Specify the conditions under which each of the registers are addressed.
- 2. Control word \$45 is written into the control register CR. Specify the data format being transmitted or received.

Solution

1. Register map (refer to Figure 8.3): Register select input RS is used to select the CR/SR pair (when RS = 0) or the TDR/RDR pair (when RS = 1). The R/ \overline{W} signal further selects the individual registers as indicated:

Addressed Location	RS	$\mathbf{R}/\mathbf{\overline{W}}$ and	Register Selected
010041	0	0	CR (Write only)
		1	SR (Read only)
010043	1	0	TDR (Write only)
		1	RDR (Read only)

2. Control word \$45 [refer to Figure 8.4]:

IRQ disabled	R high	TS active	7-bit odd-parity word; 2 stop bits		ity pits	Div by	vide 16
0	1	0	0	0	. 1	0	I
ъ b7	Ьθ	b5	b4	b3	b2	b1	b0

The data transmission and receiving is configured for a 7-bit odd-parity word with two stop bits. RXCLK and TXCLK are divided by 16 for the proper baud rate. RTS is active high and the interrupt is disabled.

The contents of the control register and the associated modes of operation can be changed under program control. Thus, it is possible to transmit and receive data in a variety of formats and at different baud rates.

8.3 THE 6850 ACIA INTERFACE WITH THE 68000 AND APPLICATIONS

The 6850 ACIA belongs to the earlier 6800 family and requires a synchronous bus interface to the processor. The 68000/6850 ACIA interface is similar to the 68000/6821 PIA interface described in Chapter 7.

68000/6850 Interface Considerations

In serial data communications, the intelligent unit is known as the **DTE** (data terminal equipment.) The I/O unit that is communicating with the DTE is known as the **DCE** (data communication equipment). Figure 8.5 illustrates the DTE/DCE interface. The 68000/6850 system is the DTE. The I/O system (a terminal or printer, for example) is the DCE. The DTE and the DCE communicate on a standard RS-232 serial link.⁶



FIGURE 8.5 The DTE/DCE interface in serial data communications.

In Figure 8.6, the system of Figure 8.5 is detailed. The ACIA requires a synchronous clocking signal for data transfers. This signal is provided by the E clock of the 68000 processor. The address decoder provides an active low $\overline{Y1}$ select signal for the address range \$010000 to \$01FFFF (refer to Section 6.3 of Chapter 6). It is further gated by the \overline{VMA} (valid memory address) signal from the processor and generates the



FIGURE 8.6 The 68000/6850 DTE, RS-232, and DCE functional interface.

CS0 chip select for the ACIA. The A6 address line activates the CS1 chip select. The $\overline{\text{LDS}}$ signal activates the $\overline{\text{CS2}}$ chip select. The A1 address line drives the register select (RS) input. The other control connections are as shown. The ACIA can be put on the upper byte of the data bus by using the $\overline{\text{UDS}}$ signal in place of the $\overline{\text{LDS}}$.⁷

For the connections shown in Figure 8.6, the 6850 occupies the following memory map, at the odd byte boundary: \$010041 for CR/SR (control register/status register); \$010043 for TDR/RDR (transmit register/receive register).

The MC14411 baud/frequency generator IC accepts a 1.8432-MHz crystal input and generates several clock rates. For our illustration, we have chosen a 4800-Hz signal for the activation of the TXCLK and RXCLK inputs.

For better noise immunity, RS-232 lines are driven by enhanced logic voltage swings. Noise immunity is achieved by the MC1488-type TTL-to-RS-232 converter and driver device. This device is powered by higher voltages ($V_{DD} = +12$ volts; $V_{EE} = -12$ volts). It converts TTL levels to RS-232 levels. RS-232 levels follow negative logic convention. Negative voltage in excess of -3 volts is regarded as logic 1; positive voltage in excess of +3 volts is regarded as logic 0. Thus, there is a minimum 6-volt swing on the RS-232 lines. This provides sufficient noise immunity for the RS-232 interface.

On the receiving end, signals coming from the RS-232 lines are converted to TTL levels by the MC1489-type RS-232-to-TTL converter. The double logic inversion caused by the MC1488 and 1489 converters does not cause any system logic mismatch and is totally transparent to the user.

RS-232 Interface Application

For most of the standard RS-232 interface applications, approximately four connections are used, as shown in Figure 8.6. The TXD and RXD lines are the serial transmit and receive data lines. The RTS output of the ACIA is gated as the \overline{DTR} (data-terminal-ready) signal to the RS-232 interface. The \overline{CTS} (clear-to-send) signal from the RS-232 is gated as the \overline{CTS} input to the ACIA. The \overline{DCD} (data-carrier-detect) input to the 6850 is connected to ground and is always activated.

When the DTE (68000/6850) is in the receive mode, it expects the DCE to activate the $\overline{\text{CTS}}$ line, signifying that the serial data are coming on the RXD line. The processor polls the SR of the ACIA for any error conditions and for $\overline{\text{CTS}}$ activity. If there are no errors, and if the $\overline{\text{CTS}}$ is active, the processor polls to see if the RDR is full. A full RDR implies that the incoming serial data have already been converted into the parallel byte form and are available in the RDR. The processor reads the RDR and accepts the incoming data.

During the transmit mode, the processor polls to see whether the TDR is empty. If it is empty, the processor writes the data byte (to be transmitted serially) into the TDR. During this write operation, the RTS line is activated and is communicated to the DCE as the DTR. The DCE checks for the DTR active condition and goes into its routine to accept the transmitted data.

We will now present an example problem dealing with the hardware and software aspects of the RS-232 interface and serial data communications.

Example 8.3 RS-232 data communications.

Design (1) operating hardware and (2) software based on Figure 8.6. The system will receive ASCII characters on RXD from the DCE at 300 baud with a start bit, seven data bits, odd parity, and two stop bits.

Echo the same character to the DCE on the TXD line. The DTE and DCE follow the standard RS-232 interface format discussed earlier.

LINE ADDR
<pre>1 ;RS232.SRC 11/22/88 2 ;F.I.U 0PT A 0RG \$1000 5 ;DECLARE 6850 ACIA REGISTERS 6 00010041 ACCR EQU \$010041 ;CONTROL REG 7 00010041 ACCR EQU \$010041 ;STATUS REG 8 00010041 ACTR EQU \$010041 ;STATUS REG 9 00010043 ACRDR EQU \$010043 ;RECEIVE REG 9 0001004 ACCR EQU \$010043 ;RECEIVE REG 9 0001000 13FC 0003 0001 MOVE.B #\$03,ACCR ;MASTER RESET 0041 12 00001008 13FC 0045 0001 MOVE.B #\$45,ACCR ;INITIALIZE 0041 13;checks parity, overrun, frame, DCD errors and CTS activity 14 00001010 1039 0001 0041 INPT MOVE.B ACSR,D0 15 0001016 0200 007C ANDI.B #\$7C,DD ; ANY ERRORS ? 16 0001016 6F4 ENES INPT ; IF SO LOOP 17;no errors: proceed to check if the RDR is full 18 00001016 1039 0001 0041 RECV MOVE.B ACSR,D0</pre>
19 D0001022 D200 D001 ANDI.B #\$01,D0 20 D0001026 67F4 BEQ.S RECV 21 D0001028 1239 D001 D043 MOVE.B ACRDR,D1;RDR INTO D1 22;transmit the received character, if the TDR is empty 23 D00102E 1039 D001 D041 TNSM 24 D001034 D200 D002 ANDI.B #\$02,D0 ;IS TDR EMPTY? 25 D001034 D200 D002 ANDI.B #\$02,D0 ;IS TDR EMPTY? 25 D001034 D201 D041 MOVE.B D1,ACTDR 26 D001040 4E71 NOP 26 D001042 60CC BRA.S INPT 29 ; 30; ;
32 00001044 END
ASSEMBLER ERRORS = 0

FIGURE 8.7 The 68000 software listings for the DTE/DCE interface.

Solution

- 1. Hardware: The hardware of Figure 8.6 is self-contained. The internal control register of the 6850 should be configured to obtain a baud rate of 300 from the 4800-Hz external RXCLK and TXCLK inputs. This can be achieved by selecting the divide-by-16 option.
- 2. Software: The actual 68000 software listings to accomplish the task are given in Figure 8.7. It is necessary to reset the 6850 at the outset to eliminate any residual conditions from previous operations.

Between lines 10 and 12, the control register is configured for master reset. It is reinitialized with \$45 for the communication format as shown:

b7	b6	. b5	b4 b3 b2		b2	bl	b0
0	1	0	0	0	1	0	0
IRQ disabled	RTS high active		7-b wor	it odd-pari d; 2 stop b	Divide by 16		

Between lines 13 and 17, the software polls the status register of the 6850 until the CTS input goes active and the error-free condition is detected. It then proceeds to the RECV module.

In the RECV module between lines 18 and 22, the software reads the received data byte when the RDR becomes full. The 6850 strips the start, parity, and stop bits from the incoming serial data on the RXD line, converts the serial data into a parallel data element, and places it in the RDR.

The character echo is accomplished by transmitting the received character back to the DCE by means of the TNSM module. Between lines 23 and 27, the software polls the status register until the TDR is empty. When the TDR is empty, the software writes the received data byte into it to be transmitted back (echoed) to the DCE unit. The 6850 adds the start, parity, and stop bits to the data in the TDR, generates a data frame, and serializes it on the TXD line. The BRA.S INPT instruction at line 28 loops the program back to line 14 for the next character.

The software we have just described can be very easily converted to terminal input and output software. The NOP instruction at line 27 can be changed to an RTS instruction and the current software can be called as a subroutine by a main program.

For example, the JSR INPT instruction in a main program enters the software at line 14, reads an input character from the terminal, and echoes it to the terminal. It then returns to the main program with the value of the input character in the D1 register.

The DCE system should have RS-232-compatible software in it. In the system of Figure 8.6, the RTS output of the 6850 ACIA goes high when the TDR is loaded with new data. This manifests as low on the $\overline{\text{DTR}}$ line. The DCE system should poll this condition and accept the data accordingly.

8.4 68901 MFP (MULTIFUNCTION PERIPHERAL) GENERAL ARCHITECTURE

In addition to serial communication, need often arises for attendant control, timing, I/O, and interrupt functions. The 68901 MFP of the 68000 family is a multifunction device that is becoming an industry standard for integrated serial, parallel, timing, and interrupt applications. In this section, we will examine the architecture of the MFP. The MFP data book should be used as an additional reference.⁸

Internal Architecture of the MFP

Figure 8.8 illustrates the pin configuration and internal architecture of the 68901 MFP. The device is contained in a 48-pin DIP and is fabricated with HMOS technology. It includes the following features:

four timers for timing applications; one USART for serial data communications; one GPIP for 8-bit parallel I/O and external interrupt inputs; and control logic for the coordination of the various functions.

The A, B, C, and D timers accept external clock inputs from the XTL1 and XTL2 lines and provide timed pulses on the TAO, TBO, TCO, and TDO lines. In addition, the A and B timers can accept external timing inputs on the TAI and TBI lines and measure their time duration.

The USART (universal synchronous/asynchronous receiver and transmitter) provides serial output on the SO line. It accepts serial input on the SI line. The receive and transmit clocks are accepted on the RC and TC inputs and are used for the respective data-shifting operations within the USART.

The **GPIP** (general purpose I/O and interrupt port) has 8-bit parallel I/O capability on the 10-17 lines. These lines can also be configured as eight external interrupts, allowing the MFP to function as an interrupt controller. The associated interrupt control logic interfaces with the processor on the IRQ and the IACK lines. The IEO and IEI (interrupt enable output and input) signals are used for daisy chaining the priority interrupts.

The 68901 MFP communicates with the processor on an 8-bit data bus D0–D7. There are twenty-four 8-bit registers in the 68901, which are selected by the five register select inputs, RS1–RS5. The select and control logic consists of the \overline{CS} (chip select), \overline{DS} (data strobe), and R/W (read/write) inputs and the \overline{DTACK} (data acknowledge) output.

The RESET input provides the 68901 reset operation. The CLK input advances the internal states of the MFP.

In this section we will discuss some details of the registers dealing with the GPIP, USART, and timers, emphasizing the utility of the MFP in serial communication applications. We will deal with the interrupt-related registers in Chapter 9.

Register Structure and Modes of Operation

Figure 8.9 is a tabular representation of the MFP's internal register structure. Contents written into the appropriate registers determine the mode of operation of the MFP. Similarly, some of the status registers contain status information about events occurring in the MFP. The processor reads this status information, interprets it, and performs appropriate operations as determined by the software.⁹

READ//WRITE		R/W	>	1	48		CS	CHIP SELECT
REG SELECTS		RS1		2	47		DS	DATA STROBE
		RS2		3	46		DTACK	DATA ACK
		RS3		4	45		IACK	INT ACK
		RS4		5	44		D7	DATA BUS
		RS6		6	43		D6	
SERIAL	TRANSMIT CLK	TC	>	7	42		D5	
INTERFACE	SERIAL OUT	SO		8	41		D4	
	SERIAL IN	SI		9	40		D3	
	RECEIVE CLK	RC	_	10	30		D2	
POWER	RECEIVE CER	V	_	11	38		DI	
TOWER		V CC		12	37		DO	
TIMED	TIMED A OUT	TAO		12	26		V	CROUND
OUTDUTS	TIMER ROUT	TRO		1.5	25		CLV	CLOCK
OUTFUIS	TIMER BOUT	TBU		14	33		ULA	
	TIMER C OUT	TCO		15	34		IEI	IN I ENABLE IN
	TIMER D OUT	TDO		16	33		IEO	INT ENABLE OUT
CRYSTAL }		XTLI		17	32		IRQ	INT REQUEST
INPUTS }		XTL2		18	31		RR	RCVR RDY (DMA)
TIMER }	TIMER A IN	TAI		19	30		TR	TRMTR RDY (DMA)
INPUTS }	TIMER B IN	TBI		20	29	\leftarrow	I7	GPIP/INTERRUPT
		RESET		21	28		I6	PORT
		IO		22	27		15	
		11	$ \rightarrow $	23	26	\leftrightarrow	14	
		12		24	25		13	

(a)



FIGURE 8.8 (a) Pin diagram of the 68901 multifunction peripheral (MFP) and (b) architecture.

Number*	Symbol	Name	Function
0 1	GPIP	General-purpose I/O register	I/O and interrupt interface
0 3	AER	Active edge register	Specifies edges
0 5	DDR	Data direction register	Specifies GPIP direction
0 7	IERA	Interrupt enable register A	Interrupt enable/disable
0 9	IERB	Interrupt enable register B	Interrupt enable/disable
0 B	IPRA	Interrupt pending register A	Pending interrupts
0 D	IPRB	Interrupt pending register B	Pending interrupts
0 F	ISRA	Interrupt in-service register A	Interrupt service specify
1 1	ISRB	Interrupt in-service register B	Interrupt service specify
1 3	IMRA	Interrupt mask register A	Masks interrupts
1 5	IMRB	Interrupt mask register B	Masks interrupts
1 7	VR	Vector register	Interrupt vector number
1 9	TACR	Timer A control register	Specifies timer A
1 B	TBCR	Timer B control register	Specifies timer B
1 D	TCDCR	Timers C and D control register	Specifies timers C and D
1 F	TADR	Timer A data register	Timer A count number
2 1	TBDR	Timer B data register	Timer B count number
2 3	TCDR	Timer C data register	Timer C count number
2 5	TDDR	Timer D data register	Timer D count number
2 7	SCR	Synchronous character register	Specifies synchronous character
2 9	UCR	USART control register	Specifies USART
2 B	RSR	Receiver status register	Receiver status
2 D	TSR	Transmitter status register	Transmitter status
2 F	UDR†	USART data register	Receiver/transmitter data

*Relative increment with respect to the base address.

†Receive register in read mode; transmit register in write mode.

FIGURE 8.9 The 68901 MFP internal register structure.

GPIP (General-Purpose I/O and Interrupt) Port The following three registers determine the mode of operation of the GPIP port:

GPIP (general-purpose I/O register): at displacement \$01; AER (active edge register): at displacement \$03; and DDR (data direction register): at displacement \$05.

Zero in a bit position of the DDR makes the corresponding GPIP line an input, and vice versa. Zero in a bit position of the AER causes an interrupt to be generated on the falling edge of the corresponding GPIP input line, and vice versa. These interrupts can be masked out by the interrupt mask registers, whereupon the GPIP inputs become normal inputs. **Timers A, B, C, and D** The timer data registers TADR, TBDR, TCDR, and TDDR at displacement addresses \$1F, \$21, \$23, and \$25 can be loaded with 8-bit numbers. These registers act as down counters and produce pulses on the TAO, TBO, TCO, and TDO outputs when they are decremented to zero from the preloaded condition. The timer control registers TACR, TBCR, and TCDCR at displacement addresses \$19, \$1B, and \$1D determine the mode of operation of the timer registers. Figure 8.10 illustrates the format of the TCDCR, which controls timers C and D. A delay mode implies that the timer registers are decremented after the prescaling of the input clock. The format of the TACR and TBCR registers is similar to that of the TCDCR, but the TACR and TBCR individually control the A and B timers.

FIGURE 8.10 Timer C and D		b7	b6	b5	b4	b3	b2	b1	b0	
control register (TCDCR) format.	TCDCR at \$1D	0	CC2	CC1	CC0	0	DC2	DC1	DC0]
		<= T	imer C	contro	01 ⇒	<1	Fimer E) contr	ol ⇒	Ī
		CC2	CC1	CC	20	Timer	C opera	ation n	ode	
		DC2	DC1	DC	0	Timer	D opera	ation n	node	
	0 0 0			Timer stopped						
		0	0	1		Delay	mode: o	divide-	by-4 p	orescale
		0	1	C)		н	**	10	**
		0	1	1			17	**	16	
		1	0	C)				50	**
		1	0	1			**	н	64	
		1	1	C)			17	100	
		1	1	1				11	200	**

USART Operation and Control The USART can be configured to operate in a synchronous or an asynchronous mode, with different word formats and baud rates. The UDR (USART data register) at displacement address \$2F acts as a receive data register during receive operations and as a transmit data register during transmit operations. The UCR (USART control register) at displacement address \$29 controls the USART modes as shown in Figure 8.11.

The RSR (receive status register) and TSR (transmit status register) at displacement addresses \$2B and \$2D contain the receiver and transmitter status information as shown in Figure 8.12. In our discussion, we will focus on asynchronous serial communications, since they are more widely used. The MFP is also capable of synchronous communications. These involve synchronous protocols and are more complex than asynchronous communications.

We will now present an example problem to enhance our understanding of the MFP architecture and register formats.



(b)

FIGURE 8.12 (a) USART receive status register (RSR) and (b) transmit status register (TSR) structure.

Example 8.4 68901 registers and architecture.

In a particular data communication application, the MFP is initialized with the following hex values in the registers:



Using the information presented on the 68901 MFP,

- 1. specify how the GPIP is configured;
- 2. specify how the USART is configured;
- 3. specify how timers C and D are configured.

Solution (Refer to Figures 8.9 through 8.12.)

1. GPIP: $FF = 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$ is written into the DDR. It defines each bit of GPIP port (I7–I0) as an output. The GPIP register contents $07 = 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1$ are output to the port making

$I7-I0 \Rightarrow 0\ 0\ 0\ 0\ 1\ 1\ 1$

2. USART: $$94 = 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0$ is written into the UCR. As such, the USART is configured for an 8-bit odd-parity word with one start and 1.5 stop bits. The shift clock is 1/16 of the respective RC (receive) and TC (transmit) clock inputs.

RSR contains
$$01 = 0000001$$

and

TSR contains
$$05 = 00000101$$

By writing 1 into b0 of RSR and TSR, both the receiver and the transmitter are enabled. The SO (serial output) is held at high level (b2 of TSR = 1) during inactive transmission.
3. Timers C and D:

TCDR and TDDR contain 04 = 00000100

and

TCDCR contains \$11 = 00010001

Both timers are configured for a delayed and prescaled mode. Divide-by-4 prescaling has been selected (b4 and b0 = 1 in TCDCR). Further divide-by-4 action has been selected (b2 = 1 in TCDR and TDDR). This provides divide-by-16 action for both timer outputs TCO and TDO with reference to the crystal clock input.

The unused registers of the MFP do not effect the other operations: The reset condition of the MFP leaves most of these registers in a default state, which leaves the MFP in an inactive condition with disabled interrupts.

8.5 68901 MFP INTERFACE WITH THE 68000 AND APPLICATIONS

The 68901 MFP is a 68000-compatible I/O device. The multifunction capabilities of the 68901 make the I/O interface and applications very efficient and powerful.

68000/68901 and I/O Interface Considerations

Figure 8.13 illustrates the interface details of the 68901 with the 68000 processor and the I/O systems. The address decoders (refer to Section 6.3 of Chapter 6) generate the required chip select to the MFP. The system reset signal drives the MFP to reset the MFP and set default values in the registers. The R/\overline{W} signal is interfaced directly for read/write operations.¹⁰

The MFP is mapped on the lower data byte D7-D0 to facilitate direct transfers of the interrupt vector numbers from the MFP to the processor. The \overline{LDS} signal drives the \overline{DS} (data strobe) input for the lower byte data transfers. The A5-A1 address lines drive the register select lines RS5-RS1 to address one of the internal 24 registers of the MFP. The \overline{DTACK} is fed back to the processor through the interface logic. The clock input is the same as that for the processor. Another MFP can be mapped on upper byte of the data bus by using the \overline{UDS} signal in place of the \overline{LDS} . Both MFP devices together occupy the 16-bit data bus for effective word transfers.

The SO and SI (serial out and serial in) lines are interfaced to the serial I/O unit. The 2.4576-MHz crystal activates the MFP for proper timing of the timers and the USART. The TCO and the TDO timer outputs are fed back as the RC and the TC clock inputs. The GPIP I/O port drives an LED display. For the conditions of Figure 8.13, the base address of the MFP is \$040000. The GPIP is located at \$040001, and so on.





Coded Data Communication System

In order to maintain security, data may be coded during data communications. The 68000/68901 system of Figure 8.13 is well suited for such an application. The data are transmitted on the SO line to the I/O system in a coded form and are echoed back on the SI line of the MFP. The microprocessor reads and further codes the data, and displays the data on the GPIP port LED bank. The coding used for the data communication is the data inversion. The coding used for the display is to advance to the next ASCII value. The characters to be transmitted are in a memory buffer. A0 refers to the starting address and A1 refers to the ending address of the buffer.

Figure 8.14 indicates the 68000-based software for this coded data communication system. Between lines 6 and 16, the MFP registers that are relevant to this application are defined. Between lines 17 and 32, the MFP is initialized as follows (refer to Example 8.4 for details):

```
LINE
      ADDR
 1;MFP.SRC CODED DATA COMMUNICATION
 2;fiu 2/89
 Э;
 4
                         OPT A
 S
                         ORG $1000
 L;DEFINE L8901 MFP REGISTERS
 7
                                       ;BASE REG
   00040000
              BASE
                         EQU $040000
 8 00040001
              GPIP
                         EQU BASE+$01
                                       GPIP PORT
 9 00040005
              DDR
                         EQU BASE+$OS
                                       ;DATA DIR REG
10 0004001D
              TCDCR
                         EQU BASE+$1D
                                        :TIMER C/D CONTROL
              TCDR
11 00040023
                         EQU BASE+$23
                                       ;TIMER C DATA REG
                                       ;TIMER D DATA REG
12 00040025
              DDR
                         EQU BASE+$25
                                       ;USART CONTROL REG
13 00040029
              UCR
                         EQU BASE+$29
14 0004002B
              RSR
                         EQU BASE+$2B
                                       ;RCVR STATUS REG
                                       ; TNSMT STATUS REG
15 0004002D
              TSR
                         EQU BASE+$2D
16 9004002F
              UDR
                         EQU BASE+$2F
                                       ;USART DATA REG
17; INITIALIZE GPIP AS OUTPUT
18; INITIALIZE TIMERS C&D IN DIVIDE BY 16 MODE
19;
20 0001000 13FC OOFF 0004 INIT1 MOVE.B
                                            #$FF,DDR ;GPIP OUT
             0005
21
   00001008
            13FC
                  0000 0004
                                  MOVE.B
                                          #$DD,GPIP
             0001
  00001010 13FC
22
                  2000 20004
                                  MOVE.B
                                          #$02,TCDR
             0023
  00001018 13FC
                  0002 0004
                                  MOVE.B
                                          #$02,TDDR
E 5
             0025
24 00001020 13FC 0011 0004
                                  MOVE.B
                                           #$11, TCDCR
             001D
25; USART FURTHER CONFIGURED FOR FURTHER DIVIDE BY 16
26;1 START, 8 DATA, ODD PARITY & 1 1/2 STOP BITS
27;
28 0001028 13FC 0094 0004 INIT2 MOVE.B #$94,UCR ;FORMAT
             P200
29 00001030 13FC
                                  MOVE.B
                                           #$01,RSR :ENABLE
                  0001 0004
                                                        RCVR
             002B
```

FIGURE 8.14 Coded data communication software for the 68901/68000-based system (Example 8.5).

GPIP is configured as an 8-bit parallel output port;

USART is configured for 9600 baud, 8 data bits with 1 start and $1\frac{1}{2}$ stop bits, and odd parity;

Timers TC and TD are in a divide-by-16 mode.

Between lines 33 and 40, the transmit character routine is performed. The character from the memory buffer referenced by the A0 register is read into D0. It is coded by logical inversion and transmitted on the SO output. This is accomplished by checking bit 7 of the TSR for logical 1 (signifying that the USART transmit buffer register UDR is empty) and then writing the data byte in D0 into the UDR, if it is empty. 30 00001038 13FC 0005 0004 MOVE.B #\$05,TSR ;ENABLE TSMTR 31 00001040 4E71 NOP NOP 32 00001042 4E71 33; READ IT FROM CHARACTER BUFFER SEQUENTIALLY, CODE IT 34; AND TRANSMIT. AD BEGINNING AND AL END OF BUFFER START MOVE.B 35 00001044 1018 (AO)+,DO ;IN DO 36 00001046 0A00 OOFF EORI.B #\$FF,DO ;INVERT IT 37 0000104A 0839 0007 0004 TRSMT BTST.B #\$7,TSR **002D** 38 00001052 67F6 BEQ.S TRSMT MOVE.B 39 00001054 13C0 0004 002F DO,UDR ;CHRCTR IN 40 0000105A 4E71 NOP ; PORT 41; RECEIVE CODED CHARACTER FROM SERIAL PORT INTO D1 42 0000105C 0839 0007 0004 RCEVE BTST.B #\$7,RSR 8500 43 00001064 67F6 BEQ.S RCEVE MOVE.B 44 00001066 1239 0004 002F CHRCTR INTO D1 UDR, D1 45 0000106C 0A01 00FF #\$FF,D1 ;INVERT IT EORI.B 46; CODE AGAIN AND SEND IT TO GPIP LED DISPLAY 47; DSPLY ADDI.B 48 00001070 0601 0001 #\$01,D1 ;NEXT 49 00001074 13C1 0004 0001 MOVE.B D1, GPIP 50; SHORT DELAY AND CHECK END OF BUFFER 51 0000107A 343C OF00 MOVE.W #\$0F00,D2 52 0000107E 5342 LOOP SUBQ.W #\$01,D2 53 00001080 66FC BNE.S LOOP 54 00001082 B3C8 ;END OF BUFFER CMPA.L AO,A1 55 00001084 66BE BNE.S START :NO: TO START 56 00001086 60FE WAIT BRA.S WAIT; WAIT LOOP 57 00001088 4E71 NOP 58; 59; 60 0000108A END ASSEMBLER ERRORS =

FIGURE 8.14 Continued.

Between lines 41 and 49, the receive character routine is performed. The echoed character from the serial I/O on the SI input is read into D1 after checking that the receive buffer is full. It is decoded by logical inversion. It is further coded to be the next ASCII character by adding 1 to it. Finally, it is output to the LED display on the GPIP output port.

Between lines 50 and 53, a delay routine is incorporated. At lines 54 and 55, the program checks for the end of the buffer. If the end of the buffer is not indicated, the program loops back to start. At line 56, the program goes into an indefinite wait loop.

The following example problem provides a review of the 68000/68901 interface and the coded data communication.

Example 8.5 68000/68901 coded data communication. Consider the hardware and software of Figures 8.13 and 8.14.

- 1. What are the baud rates for data transmission and receiving?
- 2. Show how character A will be transmitted on the SO line.
- 3. Show how character A will be displayed on the LED array.
- 4. When does the WAIT loop at line 56 end? Why is it used?

Solution

1. Baud rates: The TCDR, TDDR, and the TCDCR are effectively configured for a divide-by-16 mode for the crystal input clock. Thus, TCO and TDO timer outputs (connected as RC and TC inputs) are at

$$2.4576 \text{ MHz}/16 = 153.6 \text{ KHz}$$

The UCR (USART control register) is configured for a divide-by-16 mode to obtain effective shift baud rates, given by

Receive baud rate = RC/16 = 9600 baud Transmit baud rate = TC/16 = 9600 baud

2. Transmission of character A:

ASCII code for character A = $0\ 1\ 0\ 0\ 0\ 0\ 1 \Rightarrow$ \$41 Inverted code for character A = $1\ 0\ 1\ 1\ 1\ 1\ 1\ 0 \Rightarrow$ \$BE

The 68901 adds the start, odd-parity, and $1\frac{1}{2}$ stop bits to the preceding inverted data. The transmitted data on SO will be as shown:



3. Display on the LED array: The received character in the inverted form is inverted back to the original character A. It is then coded to be the next ASCII character B. The ASCII code for B is \$42; thus, the LED array displays

$\$42 \Rightarrow 0\ 1\ 0\ 0\ 0\ 1\ 0$

0 LED off; 1 LED on.

4. WAIT loop: The WAIT loop can be terminated only by an external interrupt or reset condition. In situations requiring external excitation, the software wait loops are used.

The coding in the preceding example is simple. However, it can be made as complex as required. The $1\frac{1}{2}$ stop-bit concept implies that the second stop bit is only half the period of the shift clock. However, the shift clock is 1/16 the frequency of the TC and the RC clock inputs. As such, the half stop bit can be accurately sampled by the RC and TC clocks. The half stop bit is intended to make the data frame more efficient.

8.6 SUMMARY

In this chapter we introduced some important serial data communication concepts. For interfacing slower peripherals and systems to a fast processor, serial communication is preferable to parallel communication. The standard asynchronous serial data frame consists of a stop bit, a data element, a parity bit, and one or two stop bits. The parity bit is for error checking. With serial interface, the number of external connections to the processor interface are reduced. This results in a cost efficient, less complex interface.

One of the industry standard serial communication devices for RS-232 serial communications is the 6850 ACIA (asynchronous communication interface adapter) of the earlier 6800 family. It consists of four internal registers: the control register, the status register, the transmit register, and the receive register. It accepts an 8-bit parallel word from the processor, converts it into RS-232 format, and serializes the data frame for transmission on the serial data link. Similarly, it accepts the serial data from the data link, checks the parity, removes the extra bits in the serial frame, converts it into an 8-bit parallel word, and supplies it to the processor.

We described interfacing the 68000 using the 6850 ACIA. We also described the industry standard RS-232 serial interface using the 6850 ACIA, including the details of a hardware and software application.

The 68901 MFP (multifunction peripheral) is a very useful device belonging to the 68000 family. We described its internal architecture and the particulars of the 68000/68901 MFP interface. The MFP device has integrated capabilities for serial data communications, timing, parallel I/O, interrupts, and DMA. It is particularly useful as a serial communication device.

The coded data communication example we presented was meant to provide a practical application of the MFP device and also illustrate the concept of data security in transmission and receiving. It should be noted, however, that there are more efficient data security methods than the one we considered.

PROBLEMS

- 8.1 Configure the control register of the ACIA to
 - (a) transmit an 8-bit odd-parity word with one stop bit;
 - (b) transmit a 7-bit even-parity word with two stop bits.

Consider an active low RTS in both cases. Use the divide-by-64 option at a 300 baud rate. Interrupts are disabled.

- 8.2 Repeat Problem 8.1 assuming that the data are to be received rather than transmitted.
- **8.3** The following message has been transmitted using the divide-by-16 option at 1200 baud with a 7-bit odd-parity format with one start bit and two stop bits:

6850 IS ACIA

- (a) Specify the word frame for each of the characters using ASCII code.
- (b) Specify the contents of the control register.
- **8.4** Repeat Problem 8.3 when an 8-bit frame with two stop bits and no parity is used.
- **8.5** Can the TX and RX baud rates be different? Explain.
 - (a) If they can be different, how can this be accomplished?
 - (b) What additional hardware would be required to achieve different baud rates for TX and RX?
- 8.6 Redesign the RS-232 interface of Figures 8.6 and 8.7 for data communications at
 - (a) 110 baud;
 - (b) 4800 baud.
- 8.7 For the 6850 ACIA/RS-232 interface, design the necessary hardware and software
 - (a) to receive 256 characters of data as a block at 600 baud and store the data in a buffer, with a 7-bit even-parity character format;
 - (b) to transmit the data at 300 baud after the entire block has been received.
- 8.8 Design a 6850-based coded data transmission system that will
 - (a) receive an ASCII character and also transmit the next highest ASCII character;
 - (b) receive an ASCII character and also transmit the next lowest ASCII character.
- **8.9** Repeat Problem 8.8 so that the higher and lower ASCII characters are transmitted for each received character as shown:

Received	characters:	В	K	М
Transmitted	characters:	A C	JL	LN

- **8.10** Can the 68901 MFP perform several functions simultaneously in real time? Can it operate at a frequency different from that of the processor? Explain your answers.
- 8.11 Using Example 8.4, with the crystal at 2.84596 MHz,
 - (a) what are the TCO and TDO frequencies?
 - (b) if the TCO and TDO are used as the RC and TC clock inputs, what are the effective shift rates of the receive and transmit shift registers of the 68901?
- **8.12** Reconfigure the 68901 MFP so that the GPIP has the lower nibble as the input and the upper nibble as the output. Specify the control words to be written into the appropriate registers.
 - (a) When outputting data on the GPIP, how do the pins configured as inputs behave?
 - (b) When entering the data, what is read on the pins configured as outputs?

- 8.13 Reconfigure timers C and D for
 - (a) delayed divide-by-64 prescale activity for both;
 - (b) delayed divide-by-200 prescale activity for both with additional divide-by-4 action in the 68901.
- 8.14 Can the C and D timers of the 68901 MFP count external events? Why or why not?
- 8.15 In the system of Figure 8.13, specify the redundant locations for the 68901 MFP registers.
- **8.16** Redesign the system of Figure 8.13 to allow for two MFP devices occupying the lower and upper memory bytes. Indicate all of the hardware details.
- **8.17** Redesign the software of Figure 8.14 so that reverse coding is done while transmitting a received character. For example

Received character code A \implies 0 1 0 0 0 0 1 \implies \$41

Transmitted character code \implies 1000010 \implies \$82

- 8.18 Redesign the system of Figure 8.13 so that
 - (a) the receive and the transmit baud rates are 1200;
 - (b) the receive baud rate is 1200, but the transmit baud rate is 600.
- 8.19 Repeat Problem 8.17 so that there is reverse coding and also code inversion. For example,

Received character code A \implies 0 1 0 0 0 0 0 1 \implies \$41Reverse code \implies 1 0 0 0 0 0 1 0 \implies \$82Inverted reversecode for transmission \implies 0 1 1 1 1 1 0 1 \implies \$7D

ENDNOTES

- Harman, T., and Lawson, B. The Motorola MC68000 Microprocessor. Englewood Cliffs, NJ: Prentice-Hall, 1985.
- 2. Gaonkar, R. Microprocessor Architecture, Programming, and Applications with the 8085/8080A. Columbus, OH: Merrill, 1984.
- 3. Gibson, M., and Liu, C. *Microcomputers for Scientists and Engineers*. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 4. Motorola, Inc. Data Sheets on M6850 ACIA. Phoenix, AZ: Motorola Technical Operations, 1986.
- 5. Subbarao, W. Microprocessors: Hardware, Software, and Design Applications. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 6. Triebel, W., and Singh, A. "8086 Microprocessors." Chap. 12 in *16-Bit Microprocessors:* Architecture, Software and Interfacing Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1985.

- 7. Melear, C. Asynchronous Communications for MC6850. App. Note #817. Austin, TX: Motorola Microprocessor Group, 1981.
- 8. Motorola, Inc. MC68901 MFP Data Book. Phoenix, AZ: Motorola Technical Operations, 1984.
- 9. Brown, G. Serial I/O, Timer, and Interface Capabilities of the 68901. App. Note #896. Austin, TX: Motorola Microprocessor Group, 1984.
- 10. Motorola, Inc. MC68000 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.

9

The 68000 Interrupt and DMA Interface and Applications

Objectives

In this chapter we will study:

Interrupt interface schemes associated with the 68000 Interrupt expansion schemes and daisy chaining Interrupt-driven system applications The DMA interface and controllers DMA system interface design

9.0 INTRODUCTION

An interrupt is the traditional way in which the attention of the processor is obtained by an external device or a peripheral. By contrast, DMA (direct memory access) is the traditional way of obtaining control of the processor buses and is used by I/O systems for high-speed data transfers.

Interrupts are handled in the supervisor mode. The terms IRQ and INT are used interchangeably in this chapter to refer to the interrupt request. Study of the material to be presented will help the reader understand the interrupt and DMA structure of the 68000 family of processors so as to implement interrupt-based I/O systems and DMA-based data transfers.



The reader is advised to review the concepts in Chapter 5 related to exception vectors and interrupts (Sections 5.1 and 5.2) before proceeding further.

9.1 INTERRUPT INTERFACE CONSIDERATIONS

Autovectored and User-vectored Interrupt Logic

Figure 9.1 (p. 237) illustrates the autovectored and user-vectored interrupt logic associated with the 68000 processor. The I/O-2 device generates interrupt request $\overline{INT3}$, which is encoded onto the $\overline{IPL2}$, $\overline{IPL1}$, and $\overline{IPL0}$ inputs of the processor by the 74LS148 encoder. In response to $\overline{INT3}$, the processor generates an $\overline{IACK3}$ interrupt acknowledge signal, which is gated as \overline{VPA} input to the processor for **autovectoring**. During the interrupt acknowledge cycle, the FC2, FC1, and FC0 outputs of the processor remain at the 111 condition; the A3, A2, and A1 address lines contain the interrupt number that is being acknowledged. In this case, A3, A2, and A1 will be at 011.

The I/O-1 device generates interrupt request $\overline{INT5}$. The processor generates the corresponding $\overline{IACK5}$ interrupt acknowledge signal, which is routed to the interrupt controller of the I/O-1 device. In response to $\overline{IACK5}$, the controller provides the interrupt vector number on the data bus and activates the DTACK input to the processor for **user vectoring.** In either case, the processor goes to the appropriate vector location as outlined in Chapter 5, and executes the interrupt service routine in the supervisor mode.¹

Priority	Channel	Description
highest \$0F	1 1.1 1	GPIP interrupt 17
\$0E	1110	GPIP interrupt 16
\$0D	1101	Timer A
\$0C	1100	Receive buffer full
\$0B	1011	Receive error
\$0A	1010	Transmit buffer empty
\$09	1001	Transmit error
\$08	1000	Timer B
\$07	0111	GPIP interrupt 15
\$06	0110	GPIP interrupt 14
\$05	0101	Timer C
\$04	0100	Timer D
\$03	0011	GPIP interrupt I3
\$02	0010	GPIP interrupt I2
\$01	0001	GPIP interrupt I1
lowest \$00	, 0000	GPIP interrupt I0

FIGURE 9.2 The 68901 MFP interrupt channels and priority structure. (Courtesy of Motorola, Inc.)

Interrupt Controllers

An **interrupt controller** is a device that can prioritize interrupts, provide vector numbers to the processor, and keep track of the occurrence of the interrupts. The 68901 MFP introduced in the previous chapter is such an interrupt controller belonging to the 68000 family. The MFP handles 16 interrupt channels (8 from the internal sources and 8 from the external GPIP lines I0–I7 used as interrupt inputs). In Figure 9.2 the priority structure of these interrupt channels is indicated. (Refer to Chapter 8 for 68901 MFP details.) The MFP controls these interrupts using

the interrupt enable registers A and B (IERA and IERB); the interrupt mask registers A and B (IMRA and IMRB); the interrupt pending registers A and B (IPRA and IPRB); the interrupt in-service registers A and B (ISRA and ISRB); and the interrupt vector register (VR).²

Figure 9.3 illustrates the format of the IERA and IERB. These two registers enable or disable the interrupts. If the bit is set (= 1), the corresponding interrupt is enabled. If the bit is reset (= 0), the corresponding interrupt is disabled. When the interrupt is enabled, its occurrence will be recognized by the MFP, and the IRQ will be asserted to the processor. All the other interrupt-related registers have bit maps similar to that of the IERA/IERB.

Interrupts are masked for a channel by clearing the appropriate bit to 0 in the mask registers IMRA/IMRB. When an interrupt is enabled but masked, it will be recognized by the MFP, but the \overline{IRQ} will not be asserted to the processor. Instead, the corresponding bit in the interrupt pending registers IPRA/IPRB will be set. The processor can poll these registers to determine if an interrupt has occurred.

	b7	b6	b5	b4	b3	b2	b1	b0
IERA at dis \$07	GPIP 7	GPIP 6	TIMER A	R. BUFF empty	RCV error	T. BUFF empty	TMIT error	TIMER B
	b7	b6	b5	b4	b3	b2	b1	b0
IERB at dis \$09	GPIP 5	GPIP 4	TIMER C	TIMER D	GPIP 3	GPIP 2	GPIP 1	GPIP 0
	b7	b6	b5	b4	b3	b2	b1	b0
VR at dis \$17	• V7	V <u>6</u>	V5	V4	IV3	IV2	IV1	IV0
:	$\langle =$	User-	written 🚞	>:	<	MFP-s	upplied 🚞	>:
		11	Alternation		waaa af tha 1	ALED an alexa		

dis \Rightarrow displacement address of the MFP registers.

FIGURE 9.3 Structure of the interrupt enable registers, IERA and IERB, and the vector register, VR.

When a bit in the ISRA/ISRB is set, it implies that the corresponding interrupt vector number has been given to the processor and that the interrupt routine is in progress.

For external GPIP interrupt inputs, the active edge register (AER) of the MFP is used to specify the edge activation. A zero in a bit position makes the corresponding interrupt active on a high-to-low transition, and vice versa.

The interrupt vector number is contained in the vector register (VR), as indicated in Figure 9.3. The upper four bits are written by the user during initialization. The lower four bits are written by the MFP according to the priority scheme of Figure 9.2.

Interrupt Expansion and the Daisy-Chain Mechanism

In 68000-based systems, the MFP interrupt controllers are assigned to one of the seven possible interrupt levels of the processor. Each MFP supports up to 16 interrupts (8 internal and 8 external). However, in systems that are I/O-based to a large extent, there may be a requirement to increase the number of interrupt inputs. This can be accomplished by **daisy chaining** the interrupt controllers, as shown in Figure 9.4. The controller closest to the processor (MFP 1, in this case) has the highest priority. It is always enabled by keeping its interrupt enable input, $\overline{\text{IEI}}$, grounded.



FIGURE 9.4 Interrupt expansion using the daisy-chain mechanism.

When the processor recognizes the interrupt request on the common \overline{INT} line, it sends the acknowledge signal \overline{IACK} to the controllers. Suppose the interrupt request has come from MFP 1. MFP 1 accepts the \overline{IACK} signal, puts the corresponding vector number on the data bus, and activates the \overline{DTACK} to the processor. At the same time, it

negates its interrupt enable output, $\overline{\text{IEO}}$. This, in turn, disables the next controller by deactivating its interrupt enable input, $\overline{\text{IEI}}$.

On the other hand, if we assume that MFP 2 has generated the \overline{INT} , MFP 1 activates its \overline{IEO} output and enables the MFP 2 controller during the interrupt acknowledge cycle. MFP 2, in turn, supplies the vector number to the processor in response to the IACK signal. This enable and disable process continues until the end of the chain.

In the preceding case, it can be seen that a single \overline{INT} line can be expanded to handle 32 interrupts (16 from each controller). The number of entries in the vector table and the electronic loading on the lines determine the practical upper limit for the number of controllers on the daisy chain.³

The following example problem provides a review of the interrupt interface to the 68000 and the daisy-chain mechanism.

Example 9.1 68000 interrupt interface and daisy chain.

Assume that the \overline{IRQ} outputs from the daisy-chained controllers of Figure 9.4 activate the $\overline{IRQ5}$ input to the 68000 system. (\overline{IRQ} and \overline{INT} refer to the same thing.)

- 1. Interrupt I7 from I/O system 2 and interrupt I6 from I/O system 1 occur simultaneously and activate the $\overline{IRQ5}$ line to the processor interface logic. Which interrupt will be recognized? Assume the interrupts are enabled and are not masked.
- 2. Suppose it is required to disable all the other interrupts except the GPIP interrupts for both controllers. In addition, GPIP interrupts I4–10 should be masked out. What words should be written into the interrupt enable and mask registers?
- **3.** If the upper four bits of the vector register for MFP 1 are loaded with \$4, what vector number is supplied to the processor by MFP 1 for GPIP interrupt I6?

Solution

- 1. Interrupt recognition: MFP 1 is of higher priority than MFP 2 in the daisy chain. Thus, interrupt I6 from MFP 1 will be recognized.
- **2.** Disabling and masking of interrupts: Refer to the bit map of the IERA/IERB (Figure 9.3).
 - 0 in the bit position disables the interrupt;
 - 1 in the bit position enables the interrupt.

The mask registers IMRA/IMRB have a similar bit map.

0 in the bit position masks the interrupt;

1 in the bit position does not mask the interrupt.

> b7 b6 b5 b4 b3 b2 b1 b0 register 0 0 0 0 0 into IERA 1 into IERB 1 1 0 0 0 0 0 0 into IMRA 1 0 0 0 0 0 0 0 into IMRB

3. Vector number for I6: Refer to Figure 9.2. The channel priority number for I6 is 1110 =\$E. This will be loaded into the lower four bits of its vector register by MFP 1. The upper four bits are written by the user to be \$4 = 0100. Thus, the vector for the I6 interrupt corresponds to

$$0 1 0 0 1 1 1 0 = $4E$$

9.2 INTERRUPT-DRIVEN SYSTEM APPLICATIONS

As we already know, the interrupt is a convenient means by which to obtain the attention of the processor. We will now emphasize this concept by describing practical applications involving the interrupt-driven gain controllers, DRAM systems, and dataacquisition systems.

Interrupt-Driven Gain Controller

Figure 9.5 illustrates a digital gain-controller system. The 68901 MFP discussed earlier is used as an interrupt controller. The GPIP drives a summing amplifier-type D/A (digital-to-analog) converter. The D/A converter, in turn, drives a power amplifier and a DC motor.⁴

The internal B timer of the MFP is used to generate a timed interrupt to the processor. The \overline{IRQ} output from the MFP drives level 1 of the interrupt ($\overline{IRQ1}$) of the 68000 processor through the encoder device. Each time the timer is decremented to zero from a preloaded value, an interrupt is generated by the timer. The 68901 routes that interrupt to the processor as $\overline{IRQ1}$.

When the processor recognizes this interrupt, it generates a higher gain digital word on the GPIP output, up to the maximum allowed. The processor increases the gain from a minimum to a maximum value and restarts the gain process. This has the effect of increasing the motor speed to a maximum at regular time intervals, reducing the speed to a minimum, and then starting the process again. In industry, such systems are used to control conveyer belts.

We will now discuss the design details by means of an example problem.





Example 9.2 Interrupt-driven gain controller

For the system of Figure 9.5, the MFP occupies the memory map starting at base address \$040000 (GPIP at \$040001. . .). Develop (1) the operating hardware and (2) the software so that the motor speed increases to the next value up in 20-second intervals.

Solution

- 1. Hardware: The hardware of Figure 9.5 is self-contained. If increased drive capability is required, additional power amplifier stages can be incorporated. The XTL1 clock input for the MFP is driven by a 2.456-KHz oscillator. The low-pass filter (LPF) effectively removes any switching transients from the D/A converter.
- 2. Software: The software initializes the appropriate MFP interrupt and timer-related registers (refer to Sections 8.4, 8.5, and 9.1). It increases the digital gain word to the next value up on each timer interrupt occurrence. This digital word is then output to

the GPIP port. (The word is converted to an analog voltage and drives the motor at the appropriate speed.)

Figure 9.6 details the MFP initialization process. The unused registers are loaded with the inactive words on system reset. The flowchart and the 68000 program listings for the interrupt-driven gain controller are presented in Figures 9.7 and 9.8, respectively.





Between lines 6 to 23 in the listings, all the MFP registers used in the software are declared and initialized. Timer B has an internal priority of 8 (refer to Section 9.1), which presents an effective device interrupt vector of 40 + 08 = 48 to the processor. This refers to a vector address of

$$4 \times \$48 = \$120$$



At line 25, the interrupt service routine address of \$2000 is loaded into this vector address location of \$120.

At lines 28 and 29, the timer data and control registers (TBDR and TBCR) are loaded with F5 and 07. This enables timer B with a prescale factor of 200. Timer B counts down and generates an interrupt when it is decremented to zero from the preset value of F5 (= 245). With a 2.45-KHz XTL1 clock, this generates a 20-second delay between successive interrupts as shown:

Delay = (prescale factor) × (preset value) × (XTL1 period)
=
$$(200) \times (245) \times (1/2.45 \text{ KHz}) = 20 \text{ seconds}$$

At lines 30 and 31, the system goes into a wait loop and waits for the above interrupt to occur.

LIN	E ADDR							
1 2 7					;	int cont: FIU 9/7/88	roller	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00040000 00040001 00040005 00040007 00040013 00040017 00040018 00040021	13FC	OOFF	0004	; B G D I I V T T S TAR	OPT ORG 68901 res ASE PIP DR ERA MRA R BCR BDR initiali: Timer B initiali: T MOVE.B	A \$1000 gister dec EQU EQU EQU EQU EQU EQU EQU EQU ze MFP: GPI interrupt e ze D0 with #\$FF,DDR	larations \$040000 BASE+\$01 BASE+\$05 BASE+\$07 BASE+\$13 BASE+\$17 BASE+\$18 BASE+\$21 IP is output enabled speed word
1.9	00001008	0005 103C				MOVE B	#\$00.00	•MINIMIN SPEED
20 21	0000100C 00001012	13C0 08F9	0004	0001 0004		MOVE.B BSET.B	DO,GPIP #O,IERA	, HIRINGH STEED
55	0000101A	08F9	0000	0004		BSET.B	#0,IMRA	
53	00001022	13FC 0017	0040	0004		MOVE.B	#\$40,VR	
24 25	0000102A	21FC	0000	2000		;interrup MOVE.L	pt address #\$2000,\$1a	\$2000 into \$120 20
26	00001035	4071				NOP	on D for J	
28	00001034	13FC	OOFS	0004		MOVE.B	#\$F5,TBDR	seconds
29	0000103C	13FC 001B	0007	0004		MOVE.B	#\$07,TBCR	;start timer
30 31 32	00001044 00001046	LOFE LOFC			WAIT	BRA.S BRA.S ORG	WAIT WAIT \$2000 ;int	;wait for ;interrupt loop cerrupt routine
EE	0002000	13FC 0018	0000	0004		MOVE.B	#\$00, TBCR	;disable timer
34 35 36	00002000 0000000 00002000	5200 13C0 13FC	0004 00FS	0001 0004		ADDQ.B MOVE.B MOVE.B	#\$01,D0 D0,GPIP #\$F5,TBDR	;next gain word ;output to GPIP ;20 sec timer
37	00002018	13FC	Q007	0004		MOVE.B	#\$07,TBCR	;start timer
8E PE	05020000 55050000	4071 4073				NOP RTE		

FIGURE 9.8 Software listings for the interrupt-driven gain controller using the 68901 MFP (Example 9.2).

When the timer B interrupt is generated once every 20 seconds, the processor goes to the interrupt service routine between lines 32 and 39 (starting address \$2000). The interrupt service routine stops timer B by loading \$00 into the TBCR. It increments and outputs the digital gain word in the D0 register to the GPIP. It reloads the timer B data register with \$F5 and restarts it. The last RTE instruction returns the processor to the wait loop.

The timer B interrupt is communicated to the processor as a level 1 interrupt. The processor interrupt mask level in the system byte should be initialized to zero for recognizing a level 1 interrupt. With few modifications to the preceding software, it is possible to obtain a different result, as we will see in the following example.

Example 9.3 Modified interrupt-driven gain controller.

Modify the software in Figure 9.8 so that the gain will not be increased if it is already at the allowed maximum.

Solution

The maximum allowed gain word is \$FF in the D0 register. The D0 register should only be incremented if its byte content is less than \$FF. The interrupt routine between lines 33 to 39 should be modified as shown:

FINAL	MOVE.B	#\$00,TBCR	;disable timer B
	CMP.B	#\$FF,D0	;compare DO with \$FF
	BEQ.S	FINAL	;if equal branch to final inst
	ADDQ.B	#\$01,D0	;if not increment DO by 1
	MOVE.B	D0,GPIP	;output new gain word to GPIP
	MOVE.B	#\$F5,TBDR	;set timer to 20 seconds
	MOVE.B	#\$07,TBCR	;start timer B
	NOP RTE		;return (to wait loop)

It should be noted that when the system reaches the maximum gain condition, it stays at that condition.

Dynamic Random Access Memory (DRAM) Interface

Because of their higher density, DRAMs are fast replacing the static RAMs in large memory systems. DRAMs store binary information in the form of charge on MOS transistor cells. These cells have to be **refreshed** (rewritten) periodically, so that the charge will not decay and the information will not be lost. The typical refresh time for a mem-





ory cell is 2 milliseconds. This refresh activity can be easily controlled with the help of interrupts and software techniques.^{5,6}

A 1-megabyte DRAM device (such as the Motorola MCM511000) is organized as 512 rows by 2,048 columns. During the first half of the bus cycle, the row address is presented to the DRAM and the RAS (row address strobe) is activated. All 512 cells on that row present their information internally to sense amplifiers. During the second half of the bus cycle, the column address is presented and the \overline{CAS} (column address strobe) is activated. One out of the 2,048 columns is selected, and the appropriate data bit is thus addressed. For refreshing, it is sufficient that the row address be supplied and RAS activated.

Twenty address lines are required to access one out of a million locations. Externally, ten row address lines (A1-A10) and ten column address lines (A11-A20) are multiplexed to drive the ten address lines of the DRAM (pins A0-A9). Internally, these twenty effective address lines are adjusted in groups of nine and eleven (to address one out of 512 rows and one out of 2,048 columns).

Figure 9.9 illustrates a 1-megaword DRAM system interface with a 68000 processor, occupying the range between \$200000 and \$3FFFFF. The 68901 is used as an interrupt controller to generate a nonmaskable interrupt (level 7), once every 2 milliseconds. The processor recognizes this interrupt and executes 512 sequential NOP instructions contained in system ROM or EPROM. For the system shown, \overline{RAS} is generated while the address lines A1-A9 from the 68000 change in sequence. This has the effect of refreshing the 512 rows (of all the 16 DRAM devices) in sequence. The DRAM is selected only when the \overline{CSDRAM} and \overline{CAS} signals are generated. This happens only when the locations in the DRAM are addressed.

If the DRAM is not refreshed within 2-millisecond intervals, the information may be lost. The highest priority interrupt is used (in this case, interrupt level 7) so that the processor will not mask it and will respond to the refresh operation.

In Figure 9.10, the DRAM refresh software listings are given. During the system initialization (reset routine), the DRAM module is called as a subroutine to initialize the interrupt controller (in this case, the 68901 MFP). (Refer to Chapter 8 for a description of the MFP/68000 interface.) Timer A, with an internal interrupt priority of \$D, is used in this application to generate a 2-millisecond delay.

Between lines 6 and 11, the MFP registers required for this application are declared. At line 14 the vector register of the MFP is loaded with \$40. When timer A generates an interrupt, the corresponding vector number is

40 + priority of timer A = 40 + D = 40

The corresponding exception vector location is

$4 \times \text{vector number} = 4 \times \$4\text{D} = \$134$

At line 15, this vector location is loaded with the starting address of the interrupt service routine (INTR module).

LIN	E ADDR								
1111 101000000000000000000000000000000	00040000 00040007 00040013 00040017 00040017 0004001F 00004E71				; ram.s ; DRAM OH ; 68901 BASE IERA IMRA VR TACR TACR TACR TACR TACR TACR	src 3/6/ softwa PT RG L regis ialize	89 re refre A \$1300 ter decl EQU EQU EQU EQU EQU EQU EQU EQU EQU 68901 fc	arations \$040000 BASE+\$07 BASE+\$13 BASE+\$13 BASE+\$17 BASE+\$19 BASE+\$1F \$4E71 or refresh	
14	0001300	13FC	0040	0004	DRAM MC	OVE.B	#\$40,VR		
15	00001308	21FC 0134	0000 4E71	1336	MC	OVE.L	#INTR,\$1	J34	
16 17	00001312	08F9	0005	0004	;enabl BS	le time SET.B	er A inte #5,IERA	errupt	
18	A1E10000	08F9 0013	0005	0004	BS	SET.B	#5,IMRA		
19 20	00001355	13FC	0031	0004	;time: M(r A fo OVE.B	r 2 mill #\$31,TAI	iseconds)R	
21	0000135V	13FC	0006	0004	MO	OVE.B	#\$06,TAC	CR	
22 23 24 25	00001332 00001334	4E71 4E75			N(R ;inter	OP TS rrupt r 12 loca	coutine of	corresponds	
26 27 28	00001336 00001736 00001738	4E71 4E73	4E71		INTR DO RT EI	CB.W TE ND		512,NOP	
ASS	SEMBLER EI	RRORS	=	0					

FIGURE 9.10 Listings for the DRAM refresh software.

Between lines 17 and 22, the timer A interrupt is enabled and the timer A data and control registers are conditioned to generate an interrupt every 2 milliseconds. At line 25, the subroutine returns to the calling program.

The interrupt routine INTR starts at line 26. The NOP codes are sequentially arranged by means of the DCB.W 512,NOP assembler statement. When interrupt 7 occurs, these 512 NOPs are executed and the program returns to the interrupted program by means of the RTE instruction at line 27.

The following example problem provides a review of the interrupt controller and the DRAM implementation.

Example 9.4 Interrupt-driven DRAM implementation.

Consider the DRAM system and software of Figures 9.9 and 9.10.

- 1. Specify the relative timing of the RAS, MUX, CAS, and DTACK signal generation.
- 2. Specify how timer A is configured to generate an interrupt once every 2 milliseconds.
- 3. What percentage of processor time is taken for refresh?

Solution

1. RAS, MUX, and CAS: AS is generated each time a bus cycle is initiated. RAS is generated one CX0 (16 MHz) clock period after the AS signal. RAS latches the row address on the DRAM pins.

MUX is generated two CX0 clock periods after the \overline{AS} signal. This presents the column address to the DRAM pins.

 \overline{CAS} is generated three CX0 clock periods after the \overline{AS} if the \overline{CSDRAM} signal is activated. \overline{CAS} latches the column address on the DRAM pins; the DRAM is selected only after \overline{CAS} .

 $\overline{\text{DTACK}}$ is generated four CX0 clock periods after the $\overline{\text{AS}}$ signal. This is a proper timing sequence for data transfers.

2. Timer A interrupt: Bit 5 of the interrupt enable and interrupt mask registers (IERA and IMRA) is set to 1, enabling the timer A interrupt. When the timer counts down to zero from the preloaded number, an interrupt is generated. Timer A is decremented by the XTL1 clock. The timing calculation is as follows:

TACR loaded with 6 = 100 prescale factor TADR loaded with \$31 = 49 XTL1 crystal clock = 2.4596 MHz

Thus,

Timer A countdown period = $\frac{100 \times 49}{2.4596 \times 10^6}$ = 2 milliseconds

3. Percentage of processor time for refresh: Refresh time corresponds to executing 512 NOP instructions. Each NOP instruction takes four CX1 processor clock periods. The timing calculation is as follows:

CX1 8-MHz processor clock = 125 nanoseconds cycle time NOP execution time = $4 \times 125 = 500$ nanoseconds = 0.5 microseconds 512 NOP execution time = $512 \times 0.5 = 256$ microseconds These 512 NOPs have to be executed once every 2-millisecond refresh interval. Thus,

Percentage refresh time = $\frac{256 \text{ microseconds}}{2 \text{ milliseconds}} \times 100 = 12.8 \text{ percent}$



FIGURE 9.11 Interrupt-driven A/D and D/A interface to the 68000. (Courtesy of Laura Ruiz and José Zarut, FIU)

Software refresh eliminates the need for additional hardware. In the preceding case, 12.8 percent of the processor time is devoted exclusively for refreshing 1-megaword of memory. Interrupt stacking and unstacking takes a few more clock cycles. In small-to-medium systems, such an arrangement is acceptable. However, for larger systems with more memory, hardware refresh is used with the help of memory management units.

9.3 THE INTERRUPT-DRIVEN DATA-ACQUISITION SYSTEM AND APPLICATIONS

The usefulness of any microprocessor-based system is greatly enhanced when it is interfaced with the analog word. This can be accomplished easily with the help of A/D (analog-to-digital) and D/A (digital-to-analog) converters. The processor-to-A/D interface can be interrupt driven to make efficient use of the processor time.⁷

The A/D and D/A Interface

Figure 9.11 illustrates a typical A/D and D/A interface to the 68000 microprocessor through the 68230 PI/T (refer to Chapter 7 for PI/T details). ADC 0816 is an 8-bit 16-channel A/D converter device. By means of the select word DCBA, any one of the 16 input channels (VIN0–VIN15) can be selected. DCBA = 0000 selects VIN0, and DCBA = 1111 selects VIN15.

All of these analog voltages are signal conditioned and filtered before being applied to the A/D converter. Figure 9.12 illustrates a typical signal-conditioning system.

FIGURE 9.12 Analog signal conditioning for VIN inputs to the A/D converter.



All C values in microfarads

A1: Noninverting amplifier

VX0 = (1 + R2/R1) VS0

R3 and C compose a low-pass filter with a radian cutoff frequency of wo = $1/(R3 \times C)$ radians sec.

A2: Voltage follower with unity gain. Its output is

$$VIN0 = [1/1 + jw/wo)] [VX0]$$

where w is the radian frequency of VS0 input and j is the imaginary operator.

For low frequencies less than wo, VIN0 = VX0.

The signal input VS0 is buffered by high-input impedance noninverting amplifier A1. The A1 amplifier has an effective voltage gain of 1 + (R2/R1). VS0 input should be in the range of 0 to 5 volts for this system. The R3-C network provides low-pass filter action to remove switching transients. The A2 amplifier is a voltage follower, the output (VIN0) of which is applied as input0 (IN0) to the A/D converter of Figure 9.11.

The A/D converter digitizes the applied analog input voltage VIN and produces a corresponding 8-bit digital word on its B1-B8 outputs. A 640-KHz clock drives the A/D converter. The converter is interfaced to port B of the 68230 PI/T. The H3 and H4 handshake lines control the A/D. A pulse from the microcomputer on the H4 line to the START input of the A/D converter starts the conversion of the selected VIN input.



FIGURE 9.13 The 68230 PI/T register initialization for the data-acquisition system.

When the conversion is complete, the A/D converter generates a pulse on its EOC (end of conversion). It is connected to the H3 handshake input of the 68230 which in turn, generates an interrupt to the processor on its PC5/ \overline{IRQ} line. In this application, \overline{IRQ} drives a level 2 interrupt ($\overline{INT2}$).

The DAC 0800 D/A converter is interfaced to port A of the 68230 PI/T as indicated. This 8-bit D/A converts the processed digital word on its B1-B8 inputs (sent by the processor on its port A) into a corresponding analog voltage VA. VA is filtered using the low-pass filter (LPF) amplifier to remove any step and switching transients and to provide a reconstructed analog voltage VO. The LPF has a cutoff frequency of 8 KHz, which is sufficient in most audio, control, and instrumentation systems.⁸



LIN 2 3 4 5 6 7 8	IE ADDR				* * * * *	LLEN 108 OPT A ADC/DAC SY: MOTOROLA 6 2/7/87	ST:	EM INTE	RFACE			
9 1.0					*	Laura Ruiz						
11	00010001			PGCR	ΕQ	ORG \$900 V \$010001	;	Port G	eneral			
14	00010003			PSRR	ΕQ	U \$010003	2	Port Se	ervice	LS LE	e L	
16	00010005			PADDR	ΕQ	V \$010005	, , ,	Reques Port A	t Regi Data	lste	er	
18	00010007			PBDDR	ΕQ	V \$010007	* ? *	Direct: Port B	ion Re Data	egis	ster	
50	0001000B			PIVR	ΕQ	U \$01000B	* ? * ?	Direct: Port I	ion Re nterru	egis upt	ster	
55	0001000D			PACR	ΕQ	U \$01000D	, ,	Vector Port A	Regis	ster col	-	
24	0001000F			PBCR	ΕQ	U \$01000F	• • •	Registe Port B	er Contr	ol		
26	00010011			PADR	ΕQ	V \$010011	· · · · · · · · · · · · · · · · · · ·	Port A	er Data			
28	00010013			PBDR	ΕQ	V \$010013	3	Port B	Data			
30					*		2	Regist	er			
33 35 31	000000000 50000000	4280 247C	0000	2100		CLR.L DO MOVEA.L #\$	21	100,A2	;memor ;to st	ry h core	olock e data	
34 35	800000908	163C	OOFF			MOVE.B #\$F	Ϋ́F,	,D3 ;c ;	tr to bytes	sto in	ne 256 memory	
Э6 Э7					*	Initializi	nc	regis	ters			
BE PE	00000900	13FC	0000	0001	*	MOVE.B #\$	- ייי	PBDDR	:port	B:	input	
40	00000914	0007 13FC	OOFF	0001		MOVE.B #\$F	'F	PADDR	:port	A :	output	
41	0000091C	0005 13FC	0050	0001		MOVE.B #\$2	C.	PGCR	:mode	00	. H 7 4	
		0001							Jacouc	201		

FIGURE 9.15 Software for the 68000-based data-acquisition system (Example 9.5). (Courtesy of Laura Ruiz, FIU).

.

42 43	00000924	13FC	OOFA	0001	;enabled high MOVE.B #\$FA,PIVR ;vector int
44 45 46	25P00000 5EP00000	227C 22BC	0000	83E0	MOVEA.L #\$3E8,A1;vector add(FA*4) MOVE.L #\$00002000,(A1);interrupt :routine address
47	86600000	13FC 0003	001C	0001	MOVE.B #\$1C,PSRR ;PIRQ,PIACK
48 49 50 51	00000940	1039	0001	0013;e	enable H3 at highest priority MOVE.B PBDR,DD; H4 first pulse. Wait for interrupt from ADC when conversion is ready
53	00000946	13FC 000F	AEOO	0001 WAID	MOVE.B #\$3A,PBCR ;00 submode and pulsed input handshake mode. H3 enabled.
556 57 58 59	0000094E 00000950	60F6 60F4		, , , , ,	BRA WAIT BRA WAIT Interrupt routine : read port B; output to port A
61 62	00002000	13FC	8E00	, 0001	ORG \$2000 MOVE.B #\$38,PBCR; H3 disabled
63 64 65 66 67 68	00002008 0000200E 00002010 00002012 00002014 00002018	000F 1039 14C0 5343 4A03 6704 4E73	0001 4E71	DD13 BACK	MOVE.B PBDR,D0 ; read input MOVE.B D0,(A2)+ ;store in memory SUBQ #1,D3 ;decrement ctr TST.B D3 ;check if done BEQ FINAL RTE ;return from interrupt
69 70	0000201A	13E2	0001	* FINAL *	MOVE.B -(A2),PADR;data to port A
27 27 73 74	02020000 42020000 85020000	183C 0404 66FA	0040 0001	DELAY	MOVE.B #\$40,D4 ;delay SUBI.B #1,D4 BNE DELAY
75 76 77 78 79 79	ASOSOOOO 3SOSOOOO 5EOSOOOO 4EOSOOOO 4EOSOOOO	6055 6730 7307 7207 7207	0001 00FF	*	ADDI.B #1,D3 ;increment ctr CMPI.B #\$FF,D3 ;check if done BNE FINAL ;send more data BRA BACK ;if 256 data sent, END ;start back ADC
•	ASSEMBLE	R ERR	ORS =	٥	

FIGURE 9.15 Continued.

A Typical Data-Acquisition System

With appropriate software, the A/D and D/A system of Figures 9.11 and 9.12 can be integrated into a useful data-acquisition and instrumentation system. For the 68000-based system under consideration, the 68230 PI/T resides at the address map between \$010001 and \$01003F. Port A is configured as an 8-bit output port to drive the D/A converter. Port B is configured as an 8-bit input port to accept the A/D data.

The handshake signals H3 and H4 are configured for pulse handshake on port B. A pulse will be generated on H4 whenever port B is accessed. This pulse starts the A/D conversion. When the A/D conversion is complete, H3 input will be activated by the A/D converter. This interrupts the processor, which, in turn, reads the digitized data on port B. This interrupt handshake between the 68230 PI/T and the 68000 is accomplished by configuring the PC5 (port C, pin 5) as an IRQ to the processor and the PC6 (port C, pin 6) as the IACK to the 68230 (refer to Figure 9.11).

The user vector method is employed in this application to provide the interrupt vector to the processor. The DCBA switches are set to 0000 to select VIN0 as the analog input. Figure 9.13 (p. 254) illustrates the 68230 initialization required for this application.

The flowchart and operating listings for a 68000-based computer using the preceding data-acquisition system are given in Figures 9.14 (p. 255) and 9.15 (pp. 256–257). The software configures the 68230 PI/T ports and the CPU registers. The interrupt routine reads the A/D data (from port B), stores up to 256 data bytes, and outputs the stored data in the reverse order to the D/A (on port A). Finally, the software loops back for the next digitization.

We will now analyze the software and the system response with the help of an example problem.

Example 9.5 Data-acquisition system.

Consider the data-acquisition system hardware and software of Figures 9.11 through 9.15.

- 1. Analyze the software. Where is the A/D data stored?
- 2. Where does the interrupt service routine start?
- 3. VINO is as shown in the following diagram. Plot reconstructed VO output to scale.



Solution

1. Software analysis: Between lines 12 and 28, all the PI/T registers used in this application are defined. Between lines 31 and 36, registers D0, A2, and D3 are initialized with \$00000000, \$2100, and \$FF, respectively.

Between lines 38 and 43, the PI/T registers are initialized according to Figure 9.13. At lines 44 and 48, \$00002000 is stored at vector location <u>3E8</u> and port C is configured for interrupt activity (PC5 is an <u>IRQ</u> and PC6 is an <u>IACK</u>). Accessing port B (at line 49) generates the first H4 pulse to start the A/D process. Between lines 53 and 56, the processor enables the H3 interrupt and goes into a wait loop—waiting for the interrupt to occur at the end of the conversion.

On occurrence of the H3-activated interrupt, the processor fetches the interrupt routine address (\$00002000) from the vector location \$3E8 and starts the interrupt exception routine (line 62). At line 62, the H3 interrupt is disabled so that the processor will not be reinterrupted by the A/D while it is servicing the interrupt that already has been recognized.

At lines 63 and 64, the processor reads the A/D byte from port B and stores it in the memory in an ascending order. If 256 bytes of the A/D data are stored, the program branches to the final module (lines 65 to 67). Otherwise, the program returns to the wait loop by means of the RTE instruction at line 68.

The final module is contained between lines 70 and 79. It outputs 256 bytes of the stored A/D data in the memory to the D/A converter through port A in a descending order. The delay loop (lines 72 to 74) provides delay between successive D/A samples. After all 256 samples are output, the program branches back to line 68 and the RTE instruction at line 68 returns the program to the wait loop.

- 2. Interrupt service routine: This routine starts at location \$00002000 (line 62).
- **3. VO waveform:** The digitized and stored data (256 bytes) are output to the D/A converter in the reverse order, with delay between the samples (lines 70 to 79 of the software). Thus, the reconstructed VO analog signal looks backward, as diagrammed, when compared to the corresponding VIN0 input.



Interrupt-driven data-acquisition systems are extremely useful in industrial applications. Data processing may be more involved than a signal reversal, and data storage well over 256 bytes. The general hardware and software concepts of the data-acquisition and the A/D and D/A interface schemes remain the same, however.

We will now present another example problem in which the importance of D/A conversions and associated waveform generation are emphasized.

Example 9.6 Waveform generation using D/A.

With reference to Example 9.5, suppose it is necessary to generate a triangular waveform at the output of the D/A converter (connected to port A PADR). Assume all the initialization conditions of Example 9.5.

- 1. Develop the operating software.
- 2. How is the frequency of the waveform changed?

Solution

- 1. Operating software: The flowchart and the 68000-based program listings to accomplish the task are given in Figure 9.16. The D0 register is used as the count register. It is incremented and output to port A (with a delay) if the count is between \$00 and \$FF. This provides a positive-going ramp at the output of the D/A. If the D0 register equals \$FF while it is being incremented, it is then decremented and is output to port A (with a delay). This provides a negative-going ramp at the output of the D/A. The positive- and negative-going ramps generated in sequence provide the required triangular waveform.
- Changing the frequency: The frequency can be changed by changing the delay counter parameter in the instruction MOVE.W #\$40,D4. If the number \$40 is increased, the frequency proportionally decreases.

In the preceding example, the maximum frequency will be obtained if the delay routine is deleted.

9.4 DIRECT MEMORY ACCESS (DMA) CONSIDERATIONS

DMA techniques help accomplish high-speed data transfers between memory and memory, memory and I/O, and vice versa. The DMA operations are performed with the help of DMA controller devices. These controllers obtain the address, data, and the control buses from the processor and implement the DMA transfers. During the DMA transfers, the processor is logically disconnected from the buses.

General Architecture of the DMA Controllers

Figure 9.17 illustrates a typical DMA system organization. The I/O device requests the controller for DMA operation. The DMA controller, in turn, requests the processor, ob-



.



FIGURE 9.17 General concept and architecture for the DMA system.

tains the buses, and performs the DMA data transfers between memory and memory, memory and I/O, and vice versa.^{9,10}

Figure 9.18 illustrates the typical DMA bus request timing for the 68000 family of processors. To request the buses, the DMA controller activates the \overline{BR} (bus request) signal to the processor. The processor recognizes this request and activates the \overline{BG} (bus



FIGURE 9.18 DMA bus request, bus grant, and acknowledge timing. (Courtesy of Motorola Inc.)
grant) signal to the controller. The controller, in turn, sends the \overrightarrow{BGACK} (bus grant acknowledge) signal to the processor and takes control of the buses. The DMA controller is the bus master until the \overrightarrow{BGACK} is deactivated. The controller drives the address and control buses and performs the DMA operations. The processor regains control of the buses after the \overrightarrow{BGACK} is deactivated.

The 68440 and 68450 DMA Controllers

The 68440 and 68450 are industry standard DMA controller devices belonging to the 68000 family. The 68440 has two DMA channels, while the 68450 has four DMA channels. These devices are pin compatible with one another and are contained in a 64-pin DIP or a 68-pin grid-array package. They are fabricated with HMOS technology. The devices are similar with respect to internal architecture. Both have signals similar to those of the 68000 processor.

Figure 9.19 illustrates the signal organization for the 68440/450 devices. The higher order address bus (A8-A23) is multiplexed with the 16-bit data bus (D0-D15). These buses are demultiplexed by external logic and are connected to the 68000 system bus. There are two modes of operation for DMA controllers: the CPU mode and the DMA mode.

In the **CPU mode of operation**, the processor is the bus master. The DMA controller resembles an external device. The control signals R/\overline{W} , \overline{LDS} , \overline{UDS} , and \overline{AS} behave as inputs to the DMA controller. The \overline{DTACK} signal behaves as an output. The processor effectively writes or reads information from the DMA controller.

In the **DMA mode of operation**, the processor releases the control of the buses, and the DMA controller becomes the bus master. The aforementioned signals behave in a manner opposite to that described. The controller generates all the 68000-compatible signals appropriate for data transfers.

The multiplexer control signals control the demultiplex logic for the data and address buses to appropriately interface the 68000 system bus. The DMA controller communicates with the I/O systems via the device control signals $\overline{\text{REQ}}$, $\overline{\text{ACK}}$, $\overline{\text{PCL}}$, $\overline{\text{DTC}}$, and $\overline{\text{DONE}}$.

The DMA controller communicates with the processor via the bus arbitration signals \overline{BR} , \overline{BG} , and \overline{BGACK} , and via the interrupt signals \overline{IRQ} and \overline{IACK} .

Figure 9.20 illustrates the internal register structure of the 68440/68450-type DMA controllers. Each channel consists of 17 registers. In addition, each device has a general control register, GCR. Some of these registers are initialized by the processor to set up the DMA operation. Others present the status information to the processor. We will discuss the details of these registers in the following section.

Modes of Operation of the DMA Controllers

When the controller is serving as the bus master, it is in the DMA mode of operation, performing the data transfers. This DMA mode allows for two distinct modes: the single-address mode and the dual-address mode.



FIGURE 9.19 Signal configuration for the 68440/450 DMA controller devices.

In the **single-address mode**, the data transfers are between the I/O and memory. The controller changes the memory address for successive transfers, but the I/O address remains the same. The I/O device is activated by the \overrightarrow{ACK} signal from the controller. The data transfer takes only one bus cycle.

In the **dual-address mode**, the transfers are between memory and memory. In this mode, the controller contains the source and the destination addresses in the MAR and DAR registers. Any external peripheral device has sequential address space similar to that of memory. The controller generates the source address and reads the source oper-

OFFSET	FUNCTION	#BITS	REGISTER	
\$FF	Sets mode of operation	8	general control register	GCR
\$04	Sets device control	8	device control register	DCR
\$05	Sets operation control	8	operation control register	OCR
\$06	Sets sequence control	8	sequence control register	SCR
\$07	Sets channel control	8	channel control register	CHCR
\$2D	Sets channel priority	8	channel priority register	CPR
\$00	Contains channel status	8	channel status register	CSR
\$01	Contains channel errors	8	channel error register	CER
\$25	Contains interrupt vector	8	normal interrupt vector register	NIVR
\$27	Contains error interrupt vector	8	error interrupt vector register	EIVR
\$29	Contains memory function codes	8	memory function code register	MFCR
\$31	Contains device function codes	8	device function code register	DFCR
\$39	Contains base function codes	8	base function code register	BFCR
\$0A	Contains memory transfer count	16	memory transfer counter	MTCR
\$1A	Contains base transfer count	16	base transfer counter	BTCR
\$0C	Contains memory address	32	memory address register	MAR
\$14	Contains device address	32	device address register	DAR
\$1C	Contains base address	32	base address register	BAR
Notes: GCR Channel (Channel 2 Channel 2	always at \$FF 0 between \$00 and \$3F 1 between \$40 and \$7F 2 between \$80 and \$BF for 684 2 between \$60 and \$BF for 684	450 only		

FIGURE 9.20 Internal register architecture for the 68440/450.

and into an internal temporary register, TEMP, during the first bus cycle. It generates the destination address and writes the operand (in the temporary register) into the destination location. Thus, it takes two bus cycles for word or byte transfers.

The DMA controllers are complex devices; data books should be consulted for further details.

We will now present an example problem to review DMA concepts, controllers, and architecture.

Example 9.7 DMA concepts and controller architecture.

Review the material covered in Section 9.4 to answer the questions that follow.

- 1. How many total registers are there for the 68440 and the 68450 devices? Explain.
- 2. Can all the channels operate simultaneously? Why or why not?
- **3.** Specify the relative address locations of MAR and BAR for channel 2, in the case of the 68450 controller.
- 4. At what point does the DMA controller gain control of the buses? Under what conditions?

Solution

1. Number of registers: Each channel has 17 registers. In addition, each device has the common GCR and a temporary register, TEMP, to hold data in the dual-address mode. Thus,

the 68440 DDMA has $2 \times 17 + \text{GCR} + \text{TEMP} = 36$ registers the 68450 QDMA has $4 \times 17 + \text{GCR} + \text{TEMP} = 70$ registers

- 2. All channels: Only one channel becomes operational at any given time. This is because of the bus activity. Each channel can be individually initialized, however.
- 3. MAR and BAR (refer to Figure 9.20): For channel 2, the relative base address is \$80. As such,

the MAR is at \$80 + \$0C = \$8C the BAR is at \$80 + \$1C = \$9C

(Note: To obtain the effective addresses, the chip select base address should be added.)

4. Control of the buses: After receiving the BGACK from the DMA controller, the processor concludes the current bus cycle. The address, data, and control buses (specifically, R/W, LDS, UDS, and AS) go into a high-impedance state. At that point, the DMA controller gains control of the buses.

9.5 THE DMA INTERFACE AND APPLICATIONS

Figure 9.21 illustrates a typical 68000/DMA/I-O interface. This is in the single-address mode. The I/O system is activated by the \overline{ACK} signal from the DMA controller. DMA channel 0 is used in this application.



- Notes: 1. UAS from controller latches the address lines A8 .. A23.
 - 2. DDIR from controller determines the direction of data
 - (bus to controller or controller to bus).
 - 3. DBEN from controller enables data transceivers.

FIGURE 9.21 The 68000/DMA/I/O peripheral interface (Example 9.8).

DMA Sequence of Operations

The peripheral I/O system activates the \overline{REQ} input to the DMA controller and initiates the DMA operation. The controller, in turn, activates the bus request (\overline{BR}) signal to the processor. The processor responds back to the controller by activating the \overline{BG} output. The processor also completes the current bus cycle. The controller accepts the \overline{BR} and sends the \overline{BGACK} acknowledge signal to the processor. This signal is held low active by the controller until the DMA data transfers have been completed. When \overline{BGACK} is low, the data, address, and control buses of the 68000 remain in a high-impedance state (refer to Chapter 6, Section 6.1). The DMA controller takes control of these buses, becomes the bus master, and begins the data transfers.

Figure 9.22 specifies the typical sequence of events during single-address mode transfers from the I/O units to the system memory. Other types of DMA transfers follow a similar sequence of events.

	PROCESSOR	DMA CONTROLLER	PERIPHERAL
1.	Initializes DMA controller in response to external signal, such as an		
2.	interrupt.		Initiates REQ0 to DMA controller
3			
5.		Arbitrates and obtains system bus: BR to processor; BG from processor; BGACK to processor.	
4.	Goes into high-impedance state for address and data buses and negates control signals.		
	L		
5.		Assumes bus ownership: Activates UAS, DBEN DDIR signals. Activates ACK to peripheral during each read bus cycle.	
			Peripheral puts data
		Activates memory	on the data bus.
		address, LDS, UDS, R/W signals. Data written into memory.	
6.		Increments MAR. Decrements MTCR.	
7.		Repeats steps 5 and 6 until MTCR = 0 .	
8.		DMA completed. BGACK deactivated. BUS control released.	
9.	Regains bus control and continues the processing.		

FIGURE 9.22 Sequence of DMA operations in the single-address mode.

DMA Channel Initialization

The DMA controller must be initialized in accordance with the system application before any DMA activity takes place. For single-address transfers, the processor writes the starting address of the memory, the size and number of data operands to be transferred, the direction of transfer, and other such information into the appropriate registers of the DMA controller. For dual-address-mode transfers, the source and destination operand addresses are written into two separate registers.

After the first initialization, further reinitialization of the controller can be done internally by the controller, itself, if it is operated in the reload condition.

We will now present an example problem to review the DMA sequence of operations and initialization schemes.

Example 9.8 DMA sequence and initialization.

Suppose a 1-kiloword transfer of data to memory from a peripheral I/O port is required, using the DMA system of Figure 9.21. The DMA controller occupies the memory map between \$012000 and \$0120FF.

DMA channel 0 in the single-address mode is used. Memory for DMA transfers starts at \$00002000.

- 1. Using the 68440 DMA controller, illustrate the initialization of the DMA internal registers.
- 2. If the 68440 is replaced by a 68450 controller, will there be any change in the initialization? Why or why not?
- **3.** Interrupt 7 (a nonmaskable interrupt) is being serviced when the DMA request comes to the processor from the controller. Will it be recognized? If so, specify the sequence of events.

Solution

- 1. Initialization: Figure 9.23 illustrates the required initialization of the 68440 channel 0 registers (refer to Section 9.4 for the register map). The device control register (DCR) is initialized for a burst mode of transfer for word-sized operands. In addition, the I/O is activated by ACK. The rest of the register initialization is self-explanatory.
- 2. 68450 Initialization: For channels 0 and 1, the initialization sequence remains the same for the 68440 and 68450 devices, since these devices have the same memory map.
- 3. Interrupt and DMA: As soon as the DMA request comes, the processor must respond, even if it is servicing an interrupt level 7. It issues the bus grant signal and



The other registers are not explicitly used, and the default conditions on reset are acceptable.

concludes the current bus cycle. It releases the control of the buses to the DMA controller on the occurrence of the \overrightarrow{BGACK} signal.

Only one DMA channel can be serviced at a given time. Two such channels can be serviced (one at a time), if a 68440 controller is used. For four such channels, the 68450 controller should be used. The initialization scheme for each channel is similar to the scheme we have described. The DMA channels are prioritized by the controller.

DMA Software Considerations

In DMA applications, the software basically initializes the DMA controller. When the peripheral is ready for DMA operation, it usually interrupts the processor. The processor recognizes this interrupt and initializes the DMA controller. Thereafter, the DMA request can occur at any time. The DMA request should not be allowed prior to, or during, the initialization of the DMA controller.

We will now introduce the software for DMA operations with the help of an example problem.

Example 9.9 Software for DMA operations.

In the DMA system of Figure 9.21, interrupt 6 is activated by the peripheral I/O to initialize DMA channel 0. One-kiloword transfers, as specified in Example 9.8, are required.

LIN 1234 5678 10112 1123 1445	E ADDR				; DM ; 9,4 OPT ORG ; L8 BAS DCR CHC MACR GCR IN1 VEC ;	A INITI 7/88 F.J 8 \$1000 9440/450 95 95 95 95 95 95 95 95 95 95 95 95 95	ALIZATION I.U. register EQU EQU EQU EQU EQU EQU EQU EQU EQU	NS s defined \$012000 \$012004 \$012005 \$012005 \$012007 \$012007 \$012007 \$00001200 \$0078	
16 17	00001000	21FC	0000	1500	;ini STRT	MOVE.L	interru #INT6,V	рt ь vector ECTOR	address
18 19 20	00001008 0000100C 0000100E	6006 4E71 60FD	4E71		• D.T.(BRA NOP BRA	TASK STRT	ng a task	
22 23 25	00001010 00001012 00001014	4E71 5482 60FA			TASK	NOP ADDQ.L BRA nt #6 ro	#\$02,D2 TASK utine to	initialize	DMA
26	00001200	13FC	0000	0001	,	ORG MOVE.B	\$000012 #\$00,GC	00 R	
85	00001208	200F 13FC	0090	0001		MOVE.B	#\$90,0C	R	
29	00001210	2005 13FC	0080	0001		MOVE.B	#\$80,CH	CR	
` ЭО	00001218	33FC	0400	0001		MOVE.W	#\$0400 ,	MTCR	
Эl	00001550	23FC	2000 2000	2000		MOVE.L	#\$00002	2000, MAR	
92 93 94	A5510000 25510000	4E71 4E73				NOP RTE			
35 36 37	0000122E					END			
	ASSEMBLE	RERRO	ORS =	0					

FIGURE 9.24 DMA initialization software for the 68000/68440-450 system (Example 9.9).

- 1. Develop 68000-based operating software to initialize the DMA controller.
- 2. Compute the actual time of the DMA transfers, using the software developed. Consider the system (processor and controller) to be operational at 8 MHz.

Solution

1. DMA initialization software: In Figure 9.24, the operating software using the 68000 is given. Between lines 6 and 14, the relevant channel 0 registers of the controller (a 68440/450 device) are defined. At line 17, the interrupt 6 vectored address of \$00001200 is loaded into the exception table at location \$0078. This is the interrupt 6 autovector location.

Between lines 18 and 24, the processor goes into a TASK routine. A task can be any processing activity the processor is involved in. For simplicity, we have chosen a three-instruction loop. The processor responds to the interrupt, if the interrupt is enabled, and appropriately initializes the DMA channel.

Between lines 25 and 33, the interrupt 6 service routine is contained. This routine initializes the DMA registers as specified in Example 9.8. After the initialization, when the DMA request occurs, the processor gives up the buses to the DMA controller to transfer the data, as outlined previously.

2. Time for DMA transfers: After the DMA channel has been set up, the transfer time is that of the 1-kiloword transfers. The DMA is set up for single-address transfers from the I/O peripheral to the system memory.

Each word transfer takes one bus cycle, which corresponds to four clock cycles. Thus, the timing is as follows:

Clock cycle time at 8 MHz = 0.125 microseconds Bus cycle time = $4 \times 0.125 = 0.5$ microseconds 1-kiloword DMA time = $1,024 \times 0.5 = 512$ microseconds.

Examples 9.8 and 9.9 involve the single-address mode of DMA operation. The dual-address mode of DMA operation is similar to the single-address mode; for the dual-address mode, however, each byte or word transfer takes two bus cycles for 68000-based systems.

9.6 SUMMARY

In this chapter we considered interrupt and DMA applications related to the 68000 microprocessor.

The external interrupts are properly encoded and applied to the $\overline{IPL2}$, $\overline{IPL1}$, and $\overline{IPL0}$ inputs of the 68000 processor. A level 0 interrupt signifies that there is no pending interrupt. Interrupt levels 1 through 7 are set on priority, with level 2 higher than level 1, and so on. Level 7 is a nonmaskable interrupt (NMI).

These interrupts can be autovectored or device (user) vectored. In autovectoring, the processor goes to a fixed vector location. The autovectoring scheme is simple and is preferable when a fixed number of interrupt vectors is satisfactory for the application. The device-vectoring scheme is more involved, but it provides the scope for interrupt expansion. In device vectoring, the interrupting device supplies the corresponding vector number.

In order to increase the effective number of interrupts, a daisy-chain mechanism with a device-vectoring scheme is used. In the daisy chain, the device closest to the processor has the highest priority; the device farthest away has the lowest priority.

Interrupt processing is done in the supervisor mode. After stacking the program counter and the copied status register, the 68000 processor obtains the interrupt-vectored address from the appropriate vector location and executes the corresponding interrupt service routine.

We described the following interrupt-driven systems: the gain-controller system, the data-acquisition system, and the dynamic memory system. The discussions helped to provide insight into practical interrupt applications. The gain-controller application is widely used in industry; for example, in setting up proper motor speeds. In the data-acquisition system application, A/D and D/A interfaces to the processor are involved. The dynamic memory system application deals with interrupt-driven timing in memory system designs.

Whenever there is a requirement for high-speed data transfers, DMA (direct memory access) methods are used. In such methods, an external DMA controller obtains the control of the processor buses and implements data transfers without the intervention of the processor.

The industry standard 68440 and 68450 DMA controllers belonging to the 68000 family were introduced in this chapter. The 68440 is a dual-channel DMA controller. The 68450 is a quad-channel DMA controller. The devices are compatible with one another.

When there is a requirement for DMA-type data transfers, the DMA controller arbitrates and wins the system buses from the processor. The processor goes into a highimpedance condition for data and address buses and certain control signals. It goes into the inactive condition for other control signals. The DMA controller generates the required signals for data transfers and acts as the bus master.

DMA transfers can be between memory and I/O or between memory and memory. In the former case, they are single-address transfers. The DMA controller activates the peripheral at a single fixed address and the memory at a sequential address in the same bus cycle. Thus, the single-address mode is the fastest, and is well suited for DMA transfers between memory and I/O ports.

When data transfers are from memory to memory, they are dual-address transfers. The DMA controller reads the source operand (byte or word) into an internal temporary register during one bus cycle, and writes it into the destination location during the next bus cycle. Dual-address transfers take two bus cycles for byte or word transfers in 68000-based systems.

In all DMA applications, the DMA controller must be properly initialized by the processor before the actual operation. Otherwise, unpredictable results may occur.

PROBLEMS

- 9.1 Assume that interrupt 5 is being serviced.
 - (a) Another level 5 interrupt occurs. Will it be recognized? Why or why not?
 - (b) Interrupt 7 occurs under the conditions of (a). Will it be recognized? Why or why not?
 - (c) Interrupt 7 is being serviced. Another level 7 interrupt occurs. Will it be recognized? Why or why not?
- 9.2 In an 8-MHz 68000 system, $\overline{IRQ6}$ and $\overline{IRQ4}$ occur at the same time.
 - (a) Which will be recognized? In order to be recognized, specify the required duration of the interrupt.
 - (b) The IRQ6 routine takes 32 microseconds; the IRQ4 routine takes 64 microseconds. If they occur at the same time, specify the required duration of each in order to be recognized.
- **9.3** There are two methods of servicing interrupts: the autovector method and the user-vector method. Outline the advantages and disadvantages of each of these methods. Also specify applications particularly well suited to one or another of the methods.
- 9.4 Is the user stack involved in servicing interrupts? Explain.
 - (a) If subroutines are used in interrupt service routines, which stack is used? Why?
 - (b) Which stack is used when an interrupt occurs during a user subroutine execution?
- **9.5** Assume IRQ6 is being serviced. IRQ7 occurs while the processor is fetching the op.code for the instruction

MOVE.L #\$734512A6,D1

- (a) How many T-states have to elapse before $\overline{IRQ7}$ is serviced? Explain.
- (b) Considering that the SSP is at \$00003ABA at the time of the occurrence of $\overline{IRQ6}$, and the USP is at \$00004000, indicate the contents of the appropriate stack when $\overline{IRQ7}$ has been recognized.
- **9.6** The daisy chain is an accepted means of interrupt expansion. Outline the advantages and the disadvantages of the daisy-chain mechanism.
 - (a) In which applications is the daisy chain not the method of choice?
 - (b) In which applications is the daisy chain particularly useful?
- **9.7** In the daisy-chained system of Figure 9.4, suppose it is necessary for I/O system 2 to have higher priority. How should the system be redesigned?
- 9.8 For the system of Figure 9.4,
 - (a) how many external devices can be interfaced? Why?
 - (b) including the internal interrupt sources of the 68901 MFP, how many total interrupt requests can be handled? Why?

Note: Problems 9.9, 9.10, 9.13, 9.14, 9.16, 9.18, and 9.22 can be used as the basis for special projects involving hardware and software implementation.

9.9 Refer to Figures 9.5 and 9.8. Redesign the hardware and the software so that

(a) the motor speed gradually increases to a maximum and stays there;

- (b) the motor speed varies between a maximum and a minimum on the occurrence of each timer interrupt.
- **9.10** In a servo belt system, it is required to increase the motor speed to a maximum, have it remain stable for 10 units of time, and then gradually reduce it to minimum. The system is repetitive. Consider one unit of time as the occurrence of the timer interrupt. Design the hardware and the software needed to implement this system.
- **9.11** How many steps of gain variation are possible in the system of Figure 9.5 considering all the possible software features?
- **9.12** For the DRAM system of Figure 9.9, specify what could happen if a lower level interrupt, such as level 1, were used for the refresh operation.
- **9.13** Suppose the DRAM system of Figure 9.9 has to be expanded to accommodate an additional 1 megabyte of DRAM starting at \$400000. Specify the hardware details.
- **9.14** Given the conditions of Problem 9.13, suppose it is necessary to modify the software of Figure 9.10 to refresh the 2 megawords of total DRAM. Redesign the software and implement it.
- **9.15** What is the maximum amount of DRAM that can be software refreshed using no more than 30 percent of processor time?
- 9.16 Redesign the data-acquisition system described in Section 9.3 so that
 - (a) the buffer to store the A/D data is 4 kilobytes;
 - (b) the stored data is output to D/A with an attenuation of two units.
- **9.17** Additional signal shaping and processing are possible with data-acquisition system software. Redesign the software of Problem 9.16 so that the digital attenuation is 2 on even samples and 4 on odd samples.
- **9.18** The data-acquisition system can be easily converted into a digital voltmeter as shown in the following diagram. Digits 3 and 4 should display a voltage between 0.0 V and 9.9 V. Digit 2 should display + or -. Digit 1 should display a flashing 1 if there is an overload condition.



Design and implement the system.

- **9.19** Specify the complete address map for all four channels of the 68450 DMA controller. Why is there only one GCR for all four channels?
- **9.20** Draw the timing diagrams for the asynchronous bus signals when the DMA controller is in the following modes:
 - (a) the CPU mode, in which the controller resembles an I/O device to the processor;
 - (b) the DMA mode, in which the controller is the bus master and controls the data transfers.
- 9.21 With reference to the data books on 68440/450 controllers,
 - (a) discuss the bus arbitration scheme involving BR, BG, and BGACK for single-operand transfers and block transfers (assume 1-kiloword transfers);
 - (b) describe the handshake between the DMA controller and the peripheral device.
- 9.22 Redesign the system of Figure 9.21 using all-CMOS logic for minimum power operation.
- 9.23 Specify a sequence of operations similar to that of Figure 9.22 for
 - (a) dual-address transfers;
 - (b) port-to-port transfers.
- 9.24 Repeat Example 9.9 for the following transfers:
 - (a) 1 kiloword from memory to I/O;
 - (b) 10 kilowords from memory to I/O.
- **9.25** Repeat Problem 9.24 for memory-to-memory transfers with the DMA controller in the dual-address mode.
- **9.26** Compute the DMA timing assuming the conditions of Problem 9.24. Repeat the computation for the conditions of Problem 9.25.

ENDNOTES

- 1. Davis, R. Prioritized Individually Vectored Interrupts. App. Note #819. Austin, TX: Motorola Microprocessor Group, 1981.
- 2. Motorola, Inc. MC68901 MFP Data Book. Phoenix, AZ: Motorola Technical Operations, 1984.
- 3. Motorola, Inc. MTT8: 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 4. Andrews, M. Self-Guided Tour through the 68000. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 5. Motorola, Inc. MCM511000 Data Sheets. Phoenix, AZ: Motorola Semiconductor Group, 1988.
- 6. Wilcox, A. 68000 Microcomputer Systems. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 7. Miller, M.A. "Parallel Interfacing the 68000." Chap. 5 in *The 68000 Microprocessor: Architecture, Programming, and Applications.* Columbus, OH: Merrill, 1988.

- 8. Subbarao, W. Microprocessor Hardware, Software, and Design Applications. Englewood Cliffs, NJ: Prentice-Hall, 1984.
- 9. Motorola, Inc. *M68440/68450 DMA Controller Data Books*. Phoenix, AZ: Motorola Technical Operations, 1987.
- 10. Clements, A. Microprocessor Systems Design: 68000 Family of Processors. Boston: PWS-KENT, 1988.

CHAPTER

10

68010 and 68012 Architecture, Organization, and Applications

Objectives

In this chapter we will study:

Virtual memory and virtual machine schemes The additional resources of the 68010 and 68012 Virtual memory implementation schemes Exception processing associated with virtual memory

10.0 INTRODUCTION

The **68010 virtual memory microprocessor** has more internal resources than the 68000 microprocessor. The additional resources are needed to implement designs based on virtual memory. Externally, the 68010 is pin compatible with the 68000 and can access 16 megabytes of logical memory.¹

The **68012 extended virtual memory microprocessor** is similar to the 68010 internally, but has an extended address bus (A1-A29 and A31) that can address 2 gigabytes of logical memory.²

When there is a large logical memory space, but only limited physical memory space (due to hardware limitations), a virtual memory scheme is used. Such a scheme allows for effective implementation of a computer system in the logical address space while operating in the actual hardware physical memory space.

Study of the material in this chapter will help the reader understand the virtual memory concepts that are fundamental to the implementation of virtual memory system designs using the 68010 and 68012 microprocessors.

10.1 VIRTUAL MEMORY AND VIRTUAL MACHINE CONCEPTS

For most microcomputer systems, only a fraction of the memory and I/O resources of the processor are available. Virtual memory and virtual machine concepts allow the system to operate as if full system resources were available, even when only a fraction of them are physically represented. This enhances the scope of software and hardware development of the microcomputer systems.³

Virtual Memory Schemes

Virtual memory gives the computer user the impression that the entire memory space is available for use. It is memory that is not present in the real-time physically accessible memory, although it is in the logical memory space of the processor and is contained in backup memory, such as disk. When the processor tries to access this memory, a memory-access fault occurs. The processor attempts to correct this fault by moving the contents from the virtual memory into the physical memory. The processor may move some of the physical memory contents into backup memory in order to create space for the virtual memory contents to be brought in. Figure 10.1 illustrates a virtual memory scheme.

Virtual Machine Schemes

The extension of virtual memory concepts to cover other nonexistent hardware resources, such as the I/O, leads to virtual machine schemes. There may be several local operating systems under a governing operating system. Each of these local operating systems can access the I/O resources belonging to the others through the governing op-



FIGURE 10.1 Virtual memory concepts in computer systems.





erating system, as shown in Figure 10.2. These I/O resources may be real, or they may be emulated by the governing operating system.⁴

During emulation, the governing operating system mimics the corresponding I/O properties. However, the local operating system addressing these resources considers them to be part of its own system. Hence, the concept of the virtual machine: The local operating system looks like a user to the governing system, and like a governing operating system to the user.

We will now present an example problem to review what we have learned about virtual memory and the virtual machine.

Example 10.1 Virtual memory and virtual machine concepts.

In a database management system using the 68010 processor, the memory map for physical memory and I/O is as follows:

System ROM/EPROM/RAM ⇒ \$000000 to \$00FFFF (64 kilobytes) System/User RAM ⇒ \$010000 to \$04FFFF (256 kilobytes) System I/O ⇒ \$100000 to \$1003FF (1,024 bytes)

Assume that appropriate virtual memory management software and hardware have been implemented.

1. The MOVE.W (A1),D1 instruction is executed with A1 = \$0C000E. Conceptualize the sequence of events. How is the virtual memory scheme implemented, if implementation is possible?

- 2. Now suppose A1 =\$012345AE. Can the scheme be implemented?
- **3.** Suppose it is necessary to implement an additional I/O system between \$1A2300 and \$1A23FF. Conceptualize the implementation scheme for this virtual machine.

Solution

1. Virtual memory implementation: The 68010 processor has a 16-megabyte logical space between \$000000 and \$FFFFFF. Currently, the 68010 is accessing memory at \$0C000E. It is outside the physical memory, but is contained in the logical memory space. Therefore, the virtual memory scheme is possible.

In Figure 10.3, the conceptual events in the virtual memory implementation scheme are indicated. When the memory-access fault is detected, the fault correction software and the memory management hardware will move the virtual memory section (in which the current reference is made) into the real physical memory. The memory reference pointer (A1, in this case) will be readjusted to correspond to the remapped memory. Thus, the referenced memory will be made available to the processor for the data movement operations.

After the fault has been corrected, the processor resumes its earlier activity. The fault correction software is really bus error exception processing software (details to be discussed later).

- 2. Memory access at \$012345AE for 68010- and 68012-based systems: The virtual memory scheme cannot be implemented for the 68010, since the location \$012345AE is beyond its logical space. However, in the case of the 68012 processor, the location is in the logical space and the virtual memory scheme can be implemented.
- 3. Virtual machine (I/O between \$1A2300 and \$1A23FF): When a reference is made to this nonexistent I/O, the processor will implement the virtual memory schemes as



we have outlined, with additional emphasis on the emulation of the I/O device properties and associated operating systems.

In the preceding problem, mention was made of the virtual memory section from the backup memory being moved into the physical memory area. The functional details of this important virtual memory implementation concept are shown in the flowchart of Figure 10.4. A part of the physical memory is assigned as a memory buffer. This buffer is used for all the virtual memory transfers. A 64-kilobyte area between \$040000 and \$04FFFF is chosen as the memory buffer for our particular case.

When a virtual memory reference is made, the virtual memory implementation software checks whether the memory buffer area has been filled by an earlier virtual memory reference. If it has, the software moves the contents of the buffer into the corresponding backup memory. The software also readjusts any previously adjusted memory pointers to their original values.

When the buffer becomes available, the software moves the memory block containing the virtual memory reference from the backup memory into the buffer area. Also, the original pointer values are stored and adjusted to refer to the buffered area. After these adjustments, any related virtual memory reference will be accessed from the buffer area.





The flowchart for an A/D converter type of virtual machine emulation scheme is given in Figure 10.5. All the hardware signals are emulated by memory locations. A start pulse to the A/D converter starts the actual conversion process (refer to Chapter 9 on A/D conversions). This is accomplished by writing a 1 to a memory location (START) which mimics the A/D start input and the calling of an A/D subroutine.

The subroutine resets the start location and generates a delay corresponding to the actual conversion time of the A/D device. It then writes a data element, n (the initial value of n would be \$00), into the memory array designated to hold the A/D data. Finally, the software writes \$01 into the EOC (end-of-conversion) location which mimics the end-of-conversion pulse and returns the program to the calling routine.

It can be seen that the virtual machine emulation is software intensive and mimics hardware operations by writing into appropriate memory locations.

We will now present an example problem to review the actual implementation schemes of virtual memory and virtual machines.

Example 10.2 Virtual memory/machine implementation schemes.

The memory buffer for a virtual memory implementation scheme is between \$040000 and \$04FFFF (64 kilobytes), as shown in Figure 10.4. A 64-kilobyte block (\$0000 to \$FFFF) containing the virtual memory reference address will be moved from the backup memory into the buffer each time virtual memory implementation takes place. (Refer to Example 10.1 for the memory map of the 68010-based system.)

- **1.** The MOVE.W (A1),D1 instruction is executed with A1 =\$0C000E. Specify the actual memory block moved from the backup memory into the buffer memory.
- 2. What adjusted value will be in the memory pointer A1?
- **3.** For an 8-bit A/D conversion emulation as a virtual machine, how many bytes of A/D data array are required for emulating a linear ramp signal?
- 4. Answer the preceding question for emulating a triangular wave.

Solution

- 1. Memory block moved into the virtual memory buffer: Memory pointer A1 refers to an address \$0C000E which is not in the physical memory of the system, but which is in the logical memory space contained in the backup memory. Therefore, virtual memory implementation is possible. The memory block containing the virtual memory reference \$0C000E is between \$0C0000 and \$0CFFFF. Thus, memory block \$0C0000 to \$0CFFFF is moved into the buffer between \$040000 and \$04FFFF.
- 2. Adjusted memory pointer A1: The original A1 pointer contents (\$0C000E) are stored in memory (possibly in the supervisor stack), and the pointer is adjusted to hold \$04000E. The pointer refers to the corresponding location in the memory buffer after the memory movement.
- **3. Linear ramp A/D emulation:** The 8-bit linear ramp data are between \$00 and \$FF in increments of 1. This requires a 256-byte memory array. In addition, two byte locations are required to emulate the START and EOC signals, for a total of 258 locations. Thus, a 258-byte array is required.
- **4. Triangular wave A/D emulation:** A triangular wave takes positive-going and negative-going ramps, for a total of 512 byte-sized data elements. Considering the START and EOC locations, the required memory array is 514 bytes.

The preceding concepts regarding virtual memory and virtual machine schemes apply to all processors having the proper resources. In the next few sections, we will describe these resources with reference to the 68010 and 68012 processors.

10.2 ARCHITECTURE OF THE 68010 AND 68012 MICROPROCESSORS

Figure 10.6 illustrates the general architecture and busing features of the 68010 and 68012 microprocessors. They contain all the resources of the 68000 microprocessor, with additional registers to handle the virtual memory and virtual machine schemes.

Additional Register and Busing Resources

Internally, the 68010 and 68012 processors have a 32-bit vector base register (VBR). In addition, they have two 3-bit registers: the SFC (source function code) register and the DFC (destination function code) register. These registers help to implement the virtual memory management schemes.

VBR (Vector Base Register) This register contains a 32-bit base address, which is meant to relocate the exception vector table. This allows for a multioperating system in a multiuser environment. Each local operating system may have a different value written into the VBR. This leads to different exception tables for different local operating sys-





tems. The default VBR value (on system reset) is \$00000000, which matches that of the 68000 exception table. This table corresponds to the governing operating system. The VBR can be accessed only in the supervisor mode (using the MOVEC instruction).

SFC and DFC (Source and Destination Function Code Registers) These registers contain information about the function codes (FC2, FC1, and FC0). They can be accessed in the supervisor mode using the MOVEC instruction. This provides easy ac-

FC2	FCI	FC0	Cycle Type
0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1	Reserved User data User program Reserved Reserved Supervisor data Supervisor program CPU space

FIGURE 10.7 The 68010/68012 function code table.

cess to the program or data space for virtual memory and virtual machine schemes. In Figure 10.7 the function code table for the 68010 and 68012 is given. The FC2 FC1 $FC0 = 1 \ 1 \ 1$ condition is designated as the CPU space, which is further classified as follows:

FC2 FC1 FC0 =
$$1 \ 1 \ 1$$
 and $A4-A23 = 1 \dots 1$

is the interrupt acknowledge cycle;

FC2 FC1 FC0 =
$$1 \ 1 \ 1$$
 and $A1 - A23 = 0 \dots 0$

is the breakpoint cycle (details to be discussed later).

Busing The 68010 is pin compatible with the 68000 processor. Thus, the 68010 processor is contained in a 64-pin DIP or 68-pin grid-array package, as is the 68000. The 68012, however, has seven more address lines (A24–A29 and A31) to address 2 gigabytes of memory. An additional control line, \overline{RMC} (read modify write control), is included for multiprocessor interfacing. To minimize noise, the 68012 has two additional ground pins. It is contained in a standard 84-pin grid-array package. It is not hardware compatible with the 68000/68010 processors; thus, hardware must be specially designed for the 68012.

The Breakpoint (BKPT) Concept for the 68010 and 68012 When the BKPT #n (n = 0-7) instruction is executed, it results in illegal instruction exception processing. The function codes and the address bus can further be decoded to generate a hardware breakpoint condition for system debugging.

Additional Instructions and Modified Instructions

The table of Figure 10.8 indicates additional instructions (new) and instructions that have been modified for the 68010 and 68012 virtual memory processors. The MOVEC, RTD, and the MOVES are new instructions and support the virtual memory implemen-

Instruction	Syntax	Operation	Туре
Move control register	MOVEC Rn,Rc MOVEC Rc,Rn	Move long word between Rn (An or Dn) and Rc (SFC,DFC,VBR,USP)	Privileged and new
Return and deallocate stack	RTD #n	Return from subroutine and deallocate #n bytes from stack (n is even)	Normal and new
Move alternate address space	MOVES (ea),Rn MOVES Rn,(ea)	Move between effective address and Rn (SFC and DFC are preconditioned)	Privileged and new
Move status register	MOVE SR,(ea)	Move from status register to effective address	Modified to be privileged

FIGURE 10.8 Additional and modified instructions for the 68010/68012.

tation. The MOVE SR, <ea> instruction has been modified to be a privileged instruction. This facilitates the coexistence of the multiuser and local operating systems under a governing operating system. Local operating systems of users are prevented from accessing the status register. An attempt at such access causes an exception and takes the processor to the governing operating system (S bit = 1 in system bytes). The governing operating system controls the local operating systems, which are really in the user mode.

Loop Mode The 68010 and 68012 processors go into a loop mode of operation in executing a three-instruction loop involving the DBcc (decrement and branch on condition). The processor keeps the three instructions in the internal instruction queue and executes them until the loop condition is satisfied. This circumvents the external memory access bus cycles and greatly speeds up the loop operation. Data sheets for the 68010 and 68012 specify those instructions that are eligible for the loop mode of operation.^{5,6}

The VBR is usually relocated for each local operating system. The stack is sometimes deallocated (for the governing operating system to input or retrieve information). Similarly, the SFC and DFC registers are reconditioned to address any memory space. These capabilities are unique to the 68010 and 68012. The rest of the software of these processors is similar to that of the 68000 processor.

We will now present an example problem to review the additional resources of the 68010 and 68012 processors and associated software considerations.

Example 10.3 68010/12 additional resources and software.

In Figure 10.9, an initialization routine for the 68010 and 68012 processors is given. Assume that the TRAP #14 call, passing parameter 228 in the D7 register, returns the control to the governing operating system.

LINE ADDR	
1:M68010.SRC 68010/12 :FIU 11/29	5/88
2	CHIP 68010
E	OPT A
5: MOVE VECTOR TABLE TO NEW ADDRE	SS SS
6 00001000 4E71 START	NOP
0000 0000 2002 20040000 7	MOVEA.L #\$0,A0 ;A0=0
8 00001008 227C 0000 2000	MOVEA.L #\$2000,AL ;A1=\$2000
	MOVE I. $(AII) + (AII) +$
11 00001014 51C8 FFFC	DBRA DO,AGAIN
12;INITIALIZE VBR AND TRAP #1 VEC	TOR AT \$84
13 00001018 247C 0000 2000 REINT	MOVEA.L #\$2000,A2
15 00001028 4878 A005 15 00001028 2570 0000 3000	
0084	1071.L #\$3000,\$0004(KC)
16 0000102A 4EB8 1036 4E71	JSR FCODE
17 00001030 1E3C 00E4	MOVE.B #228,D7 ;TO SYSTEM
19 00001034 4646 19 00001036 2620 0000 0000 FCODF	
20 202020202020202020202020202020202020	MOVEQ #\$07,D1
21 0000103E 4E7B 1000	MOVEC D1,SFC ;SFC=111
22 00001042 0E53 2000	MOVES.W (A3),D2
23 UUUUJU46 4874 UUU0 24 UUUUJU46 4874 UUU0	RTD #\$8
25;	NOP
26 ^{0000104C}	END
ASSEMBLER ERRORS = 0	
SYM	BOL TABLE
AGAIN ODOULOL FCODE ODOULOU	
REINT DODDLOLA START DODDLOD	

FIGURE 10.9 Initialization software for 68010/12 processors (Example 10.3).

- 1. What tasks are being accomplished in the software? Specify any special features of 68010/12 software.
- 2. Where is the TRAP #1 routine configured to start after this initialization program has been run?
- 3. For running the program, what mode should the processor be in? Why?
- 4. If the initial value of the corresponding stack pointer is \$0700, diagram the stack frame and its contents.

Solution

1. Software: Between lines 6 and 11, 256 long words of the original vector table (starting at \$000000) are copied to memory starting at \$2000. Of particular importance is the AGAIN loop. The 68010 and 68012 processors keep this instruction sequence in the internal queue for fast execution. Between lines 13 and 15, the vector base register is initialized to \$2000. It relocates the vector table at \$00002000. The default vector table remains at \$00000000.

The vector location \$2084 (corresponding to the TRAP #1 vector at the offset of \$84 in the relocated vector table) is loaded with \$3000. The JSR instruction at line 16 takes the program to the FCODE module.

The FCODE module is contained between lines 19 and 24. The SFC is loaded with \$07, which corresponds to FC2 FC1 FC0 = 1 1 1, and refers to the CPU space (see Figure 10.7). The MOVES.W (A3),D2 instruction forces FC2 FC1 FC0 = 1 1 1 and address lines A1-A23 to the 0 . . . 0 condition during the source operand fetch. This emulates a break condition externally. The RTD instruction returns the program to the REINT module, deallocating the stack by eight words.

Finally, control is given to the governing operating system by means of the TRAP #14 call at lines 17 and 18.

- 2. TRAP #1 routine: The vector offset for TRAP #1 is \$84. With the VBR at \$2000, the reinitialized TRAP #1 vector location is at \$2084, into which \$00003000 is loaded. Thus, the TRAP #1 routine would start at \$00003000.
- **3. Mode of operation:** The processor must be in the supervisor mode, since MOVEC and MOVES are privileged instructions and can only be used in the supervisor mode.⁷
- 4. The stack frame and contents: The processor is in the supervisor mode. The corresponding supervisor stack frame is as follows:



The deallocated space on the stack is usually used by the governing operating system for passing the parameters between local operating systems. The concept of emulation is also demonstrated in the software. While accessing the source operand with the MOVES.W (A3),D2 instruction, a breakpoint condition has been created (or emu-

lated). Detailed discussions on system emulations are beyond the scope of this book; however, references at the end of the chapter may be consulted for further study.

10.3 MEMORY FAULT CORRECTION SCHEMES

Memory-access faults (or memory faults) are corrected using virtual memory schemes. There are two methods by which to implement these schemes: the **instruction restart method** and the **instruction continuation method**, both widely used in the computer industry. The 68010 and 68012 processors follow memory-mapped I/O concepts. The memory fault correction schemes are equally applicable for the I/O units of these processors.

The Instruction Restart Method

Each instruction is organized as a sequence of microcoded modules. Figure 10.10 illustrates a microinstruction scheme for a typical instruction:

MOVE.W
$$-(An), -(Am)$$

The instruction op.word is prefetched (during the previous microinstruction module A) and stored in the instruction queue. The microinstruction modules A, B, and C must be sequentially executed for successful execution of the instruction. The memoryaccess fault can occur during the A, B, or C module.

In the instruction restart method, if a memory fault occurs in any micromodule, it is corrected (if possible) using virtual memory concepts. Then the complete instruction is repeated. For this to happen, the processor should have the internal resources with which to copy all the original values of the registers. Although this puts a tremendous resource burden on the processor, the instruction restart method is considered to be superior to the instruction continuation method. The instruction is finally executed as a complete unit.

The Instruction Continuation Method

The microinstruction sequence for this method is similar to the sequence of Figure 10.10. The memory fault can occur during the A, B, or C module.

In the instruction continuation method, the memory fault is corrected (if possible) using virtual memory concepts. The instruction execution then continues from the corresponding microinstruction module where the fault was detected and corrected. In this method, it is not necessary to copy the register values, but any interdependence of the destination address and source address (as in the case of MOVE.L -(An), -(An)) may result in inaccurate results. This method is easy to implement, however, and is sufficiently accurate for most applications.



The 68010/68012 Memory Fault Correction Methods

The 68010 and 68012 microprocessors use the instruction continuation method. To the extent possible, Motorola Corporation designed the instruction micromodules to be functionally independent so as to minimize the fault interaction. These processors use virtual memory schemes to correct memory-access faults. A memory-access fault cannot be corrected if it is not within the logical memory space of the processors.

We will now further address the memory fault correction schemes with the help of an example problem.

Example 10.4 Memory fault correction schemes.

Suppose the 68010 or 68012 processor must execute the following instruction:

MOVE.L
$$-(A1), -(A3)$$

- 1. Conceptualize the microinstruction sequence.
- 2. Outline the sequence of events if a memory-access fault occurs while accessing the upper word of the source operand.
- 3. Outline the sequence of events if a memory-access fault occurs while addressing the lower word location of the destination operand.

Solution

- 1. Microinstruction sequence: The sequence is illustrated in Figure 10.11. It consists of five microinstruction modules: A, B, C, D, and E.
- Memory-access fault in source operand: Referring to Figure 10.11, the memory-access fault occurs during micromodule B. The processor already has completed module A. If possible, the processor corrects the memory-access fault during module B. The microinstruction sequence continues from B to complete the rest of the instruction.
- **3.** Memory-access fault at destination: The access fault occurs during micromodule E. The A, B, C, and D modules already have been executed. If possible, the processor corrects the fault during module E, which is the last module. The execution then continues to the next instruction.



In most cases, the op.word for the next instruction is prefetched during the first module of the current instruction. If a fault occurs in prefetching the next op.word, the current instruction is completed first. The memory fault correction for the prefetched op.word begins after the completion of the current instruction.

10.4 BUS ERROR EXCEPTION PROCESSING ASSOCIATED WITH VIRTUAL MEMORY

As previously stated, the 68010 and 68012 processors can correct memory-access faults using a virtual memory scheme, if the faults occur within the logical space of the processors. The scheme is implemented as a modified bus error exception. The processor must store more information on the stack for the modified bus error exception to be able to correct memory-related faults. If the memory-access fault occurs beyond the logical memory space, the processor reverts to normal bus error exception processing. These exceptions are handled in the supervisor mode.

Modified Bus Error (BERR) Exception Processing

In Figure 10.12, the exception vector table for the 68010 and 68012 processors is given. It is similar to that of the 68000, with a few additions; for example, the format error (vector 14 at offset \$038).

Figure 10.13 illustrates the 68010 and 68012 supervisor stack frame for the bus and address error conditions. The processors may stack up to 29 words for memory-related bus error or address error faults. At relative location \$06 from the top of the stack, the format and the vector offset entries are of particular importance. If the 4-bit format is 1000, it refers to a long stack frame with 29 words. If the 4-bit format is 0000, it refers to a short stack of 4 words, as shown. Virtual memory schemes are not implemented if the shorter frame is used. The 12-bit vector offset is the relative offset of the exception in the vector table. This value is \$008 for the bus error, \$024 for the trace, and so on. The stack used is the supervisor stack.

In all types of exceptions, the program counter and the copied status register are automatically stacked. At the conclusion of the exception processing routine, the RTE (return from exception) is executed. The RTE instruction examines the format code (0000 or 1000) and accordingly unstacks either 4 or 29 words into the appropriate registers. Even though the address error stack frame appears to be similar to the bus error stack frame, virtual memory schemes are not implemented for the address error. The address error deals with misaligned access of word or long-word operands at the odd address boundary for the 68000, 68010, and 68012 processors.

Of particular importance is the **special status word** at stack relative location \$08. Detailed in Figure 10.14, the special status word reflects the conditions of the bus activity at the time of the exception. This information is useful in developing appropriate error correction routines using virtual memory principles.

Appropriate software dealing with the normal bus error exception or the modified bus error exception should be written as a part of the governing operating system.

Vector	Add	Iress		
Number(s)	Dec	Hex	Space ⁶	Assignment
0	0	000	SP	Reset: Initial SSP ²
1	4	004	SP	Reset: Initial PC ²
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
121	48	030	SD	(Unassigned, Reserved)
13 ¹	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Format Error ⁵
15	60	03C	SD	Uninitialized Interrupt Vector
16-23 ¹	64	040	SD	(Unassigned, Reserved)
	92	05C		-
24	96	060	SD	Spurious Interrupt ³
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors ⁴
	188	OBC		
48-63 ¹	192	0C0	SD	(Unassigned, Reserved)
	255	OFF		-
64-255	256	100	SD	User Interrupt Vectors
	1020	3FC		

NOTES:

1. Vector numbers 12, 13, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

2. Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.

3. The spurious interrupt vector is taken when there is a bus error indication during interrupt processing. Refer to Paragraph 4.4.4.

4. TRAP #n uses vector number 32 + n.

5. MC68010/MC68012 only. See Return from Exception Section.

This vector is unassigned, reserved on the MC68000 and MC68008.

6. SP denotes supervisor program space, and SD denotes supervisor data space.

FIGURE 10.12 Exception vector table for the 68010/12 processors. (Courtesy of Motorola, Inc.)

FIGURE 10.13 Stack frame for bus and address errors in	SSP + \$00	Status word]
68010/12 processors.	\$02	Program co	unter high	4-word
	\$04	Program co	unter low	stack
	\$06	Format*	Vector offset	
	\$08	Special state	us word	
	\$0A	Fault addres	s high]
	\$0C	Fault addres	is low	
	\$0E	Reserved		29-word
	\$10	Data output	buffer	long stack
	\$12	Reserved		
	\$14 👘	Data input b	puffer	
	\$16	Reserved		
	\$18	Instruction r	register	
	\$1A :	16 Words of for error cor	additional information rection	
	: \$38	Previous sta	ck contents	

*Format 0000 for short stack and 1000 for long stack.

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	bl	b0
RR	*	IF	DF	RM	HB	BY	RW	*	*	*	*	*	FC2	FC1	FC0

RR \Rightarrow Rerun; 0 for processor and 1 for software rerun

IF \Rightarrow Instruction fetch

 $RM \Rightarrow Read, modify, write cycle$

BY \Rightarrow Byte/word transfer for 1/0 * \Rightarrow Reserved DF \Rightarrow Data fetch HB \Rightarrow High byte RW \Rightarrow Read/write for 1/0 FC2, FC1, FC0 \Rightarrow Function codes

FIGURE 10.14 Special status word for 68010/68012 processors.

We will now present an example problem to review what we have learned about the modified bus error and associated stack frame.

Example 10.5 68010/12 exceptions and supervisor stack frame.

Figure 10.15 indicates the contents of the stack after a certain type of exception has occurred. The top of the stack is at \$0600.



- [4] RESERVED WORD
- 1. What type of exception has occurred? Can a virtual memory scheme be implemented?
- 2. What are the conditions at the time of this exception, as indicated in the special status word?
- 3. What is the fault address?

Solution

1. Type of exception: The format/vector offset word at stack location \$0606 is \$8008. This is interpreted as follows:



A bus error exception has occurred, with a long stack frame. Virtual memory implementation is possible.

2. Conditions: Examining the special status word \$1105 at stack location \$0608 and comparing it with the special status word format of Figure 10.14, we observe



At the time of the exception (bus error), the processor is attempting to read a word from the supervisor data space.

3. Fault address: The stack contents at \$060A and \$060C contain the fault address.

Fault address = \$00812048

The governing operating system software uses the stack information in attempting to correct memory-related faults. It should be remembered that the governing operating system is the original or default operating system. It is functional in the supervisor mode. All the local operating systems are functional in the user mode.

Correction of Memory-related Faults Using Virtual Memory Schemes

The most important application of the virtual memory implementation scheme is to correct memory-access faults. If the memory reference is made to memory that is physically nonexistent, but logically existent, the processor can implement the virtual memory scheme upon receiving the BERR (bus error) signal. The processor moves the required memory block from the backup memory into the main memory and readjusts the memory pointer reference. It then reruns the bus cycle where the fault occurred and continues with the rest of the instruction and the program.

Virtual memory software is written as part of the modified bus error exception processing. If the memory reference is beyond the logical address space and a bus error occurs, a normal bus error exception will be executed, as we have already mentioned.

In Figure 10.16 the operating listings of a 68010-based system are given. In this software a memory-access fault is simulated and is being corrected. This is written as part of the governing operating system in the supervisor mode. The system has the following memory map:

System ROM/EPROM/RAM \Rightarrow \$000000 to \$00FFFF (64 kilobytes) System/User RAM \Rightarrow \$010000 to \$04FFFF (256 kilobytes) RAM buffer \Rightarrow \$040000 to \$04FFFF (64 kilobytes) System I/O \Rightarrow \$100000 to \$1003FF (1,024 bytes)

The governing and local operating system programs are contained in the system ROM/ EPROM/RAM. The RAM buffer is used for virtual memory implementation and data transfers.

1.					1	vir	tual me	emory and memory	
2					i	fau	lt corr	ection, fiu 3/88	
4							OPT	POUTO	
5							ORG	\$1400	
6					;	; VBF	reconf	igured at \$2000	
7	00001400	41F8	2000				LEA	\$00002000, A0	
8	00001404	4E7B	8801	1 4 7 5			MOVEC	AO, VBR	
Ч	00001408	5716	0000	1420			MOVE.L	#CORRECT,\$U8(AU)	
10	00001/10	1780	0081	7076	;	fau	lt gene	ration	
1, 2	00001410	301.3	1002	2040			MOVE W	(NR), DO	
13	00001418	4E71					NOP	(AS)/DO	
14					;	ret	urn to	system	
15	0000141A	1E3C	DOE4				MOVE.B	#228,D7	
16	0000141E	4E4E					TRAP	#14	
10;	modified	bus e	rror	rout	ine 1	.f 1	n		
1.9	00001.420	ZE54	FFFO	; nor	CORRE		ELLOT	N/ #-\$1.0	
20	00001424	SESC	DODE		CONTRA	101	MOVE.L	\$OE(A4),D7	
21	00001428	0C87	OOFF	FFFC			CMPI.L	#\$FFFFFC,D?	
55	0000142E	6508					BHI.S	NORMAL	
23;	trap #2	coutin	le doe	es me	mory	man	agement		
24,	DIOCK LLC	insiei d.adi	betw	leen	backu	ip a	nd main		
ςς, 2ς		AE42	ustin	lemor	A rer	ere	TRAP	#2	
27	00001432	4E71					NOP	#L	
85	00001434	4ESC					UNLK	AG	
29	00001436	4E73					RTE		
30;	to norma.	L bus	error	:	NODMA	-	NOUTE T	40000 NC	
12	00003430	CATO	0000		NORMA	1	MOVEA.L	\$0008,A5	
33	0000143E	4ED5					JMP.	(A5)	
34	00001440	1202					END	(LA)	
	SEMBLER E	RORS	-	П					
ASS	Diro La L	(It C It S							
ASS					SYMBO	<u>T</u>	ARTE		

FIGURE 10.16 Bus error/memory-access fault correction software for the 68010 (Example 10.6).

At lines 7 and 8, the VBR is initialized to \$2000. This is the base address for the new vector table. At line 9, the modified bus error exception routine address (CORRECT) is loaded into new bus error vectored location \$2008.

This system does not have physical memory beyond \$04FFFF (refer to Section 10.1). Hence, the instructions

LEA \$00812048,A3 and MOVE (A3),D0
at lines 11 and 12 simulate a bus error condition. Location \$812048 is beyond the physical memory, but is contained in the logical memory. While executing the instruction

MOVE.W (A3),D0

the processor receives a $\overrightarrow{\text{BERR}}$ signal when the source operand is addressed. The processor then stacks the internal register and control information on the stack (see Figure 10.15).

The processor goes to the modified bus error routine (CORRECT) between lines 19 and 29. The fault address is stored at an offset \$0A with reference to the current SSP (supervisor stack pointer). The A4 register is configured as the frame pointer by the LINK instruction. At lines 20 and 21, the logical address limit is checked against the fault address. If the fault address is beyond the logical address, the program goes to the normal bus error exception routine (NORMAL) at line 31.

The modified bus error routine is executed via the TRAP #2 routine. This is the memory fault correct software. It transfers 64 kilobytes from the RAM buffer into the backup memory to create space for the new virtual memory data to be brought in. It then transfers a 64-kilobyte block (± 32 K) around the fault address from the backup memory into the RAM buffer. In this instance, this block would be \$80A048 to \$81A047. It adjusts the memory reference as shown:



A detailed listing of the TRAP #2 routine is very complex; hence, we have chosen not to include it given the constraints of the text.

At line 28, the stack is unlinked. The following RTE instruction returns the processor to the condition that existed at the time of the bus error. The processor then reruns the bus cycle that generated the bus error. It obtains the source operand from a virtual location \$00812048 (which is now a physical location \$00042048 in the RAM buffer) and successfully completes the faulted instruction

MOVE.W (A3),D0

If the bus error is a normal bus error, the NORMAL module between lines 31 and 33 will be executed. After unlinking the stack, the program jumps to the address contained at vector location \$08. This corresponds to the bus error vector in the default vector table, and the governing operating system executes the normal bus error exception routine.

At the end of the memory-access fault correction, control is returned to the governing operating system by means of the TRAP #14 function at lines 15 and 16. We will now present an example problem to gain further insight into the memory fault correction schemes.

Example 10.6 Memory fault correction concepts and software. Refer to the software of Figure 10.16.

- 1. Describe how the virtual memory concepts are implemented and how the memoryaccess fault is corrected.
- 2. What is the difference between the default vector table and the modified (or relocated) vector table?
- 3. Why are the LINK and UNLK required?

Solution

1. Memory fault correction: The memory-access fault address has been stacked at an offset \$0A. A 64-kilobyte block around that address has been moved from the backup memory into the RAM buffer and the memory reference has been readjusted. The addressed operand in the virtual address (\$812048) will be found at the real physical address (\$042048).

Fault Address = \$812048 Corrected Address = \$042048

2. Default and modified vector tables: The default table is the table at power-up reset (VBR = 0). It refers to the original (or governing) operating system exception vectors.

The modified vector table is set up separately and is accessed with a finite value in VBR to facilitate local operating system or user-defined exception processing. In our example, VBR = \$2000. All the default vectors are copied to the new vector table (refer to Section 10.1). But the bus error vector address is changed, and the bus error exception routine is different in the modified table. Initially, the processor goes to the default table; after adjusting VBR, it goes to the modified table.

3. LINK and UNLK: These instructions are required to access to the stack without destroying the stack pointer.

There are memory correction schemes that are more involved than those presented here. However, virtual memory implementation schemes remain the same. Because of the difference in the stack frames of the 68000 and 68010 processors, there may be some inconsistencies if a 68000-based system is upgraded to a 68010. Some of the governing operating system exception routines may have to be rewritten to maintain full functional compatibility.

10.5 SUMMARY

In this chapter we introduced the concepts of virtual memory and the virtual machine. We also examined the specific features of the 68010 and 68012 microprocessors with which these schemes are implemented.

The full addressing capability of any processor refers to the logical address space. In many instances, all the available logical address space is not filled with the memory or I/O. Only a part of the available address space, called the physical space, is filled with real and existing devices. With the help of virtual memory schemes, it is possible to realize the entire logical memory space with only a limited amount of physical memory present in the system.

Virtual memory refers to a memory reference contained in the logical space of the processor, but not contained in the physical memory around the processor. If the virtual memory reference is contained in a backup memory, such as a disk, the backup memory block can be moved into the physical memory buffer under the control of the operating system software. Moreover, the memory reference pointers are adjusted to refer to the contents in the buffer area.

At times, the hardware I/O resources may not be physically available, but software to operate them needs to be developed. Hardware resources can be emulated using virtual memory implementation principles. This embodies the concept of the virtual machine; that is, that nonexistent I/O resources can be emulated under software control. The emulated virtual machine resources are under the control of the governing operating system.

The 68010 and 68012 processors have extra registers with which to handle virtual memory and virtual machine schemes. They are the VBR (vector base register) and the SFC and DFC (source function code and destination function code registers). The stack format for the 68010 and 68012 processors is different from that of the 68000. The 68010/12 format allows for 29 words for the bus and address error exceptions.

The 68010 processor is pin compatible with the 68000 and can address 16 megabytes of logical memory. The 68012 processor has seven more address lines, and can access 2 gigabytes of logical memory. Both the 68010 and 68012 are fully software compatible with the 68000.

Memory-access faults can be corrected using virtual memory schemes, if the memory access is in the logical memory space. A bus error signal will be generated when a reference to the nonexistent physical memory is made. In response to this signal, the 68010 and 68012 processors go into bus error exception processing. Using virtual memory concepts, a block of memory is moved from the backup memory into the physical memory. The memory reference is adjusted and the memory-access fault is corrected.

There are two methods for memory-access fault correction: the restart method, and the continuation method. In the restart method, the complete instruction where the fault occurred is repeated after the fault correction. In the continuation method, the instruction is continued from the microstep within the instruction after the memory-access fault correction.

The restart method requires that all the microcoded operations of an instruction and associated operands be stored. This requires tremendous register resources, as well as other resources. The restart method, however, executes the instruction as a unit.

The continuation method is considered sufficiently accurate for most applications and does not require that all the microcoded operations of an instruction be stored. The continuation method executes the instruction in parts rather than as a single unit, how-ever. The 68010 and 68012 processors use the continuation method.

PROBLEMS

- 10.1 Redefine the virtual memory and virtual machine concepts in your own terms.
 - (a) Give an example of virtual memory.
 - (b) Give an example of the virtual machine.
- **10.2** Explain why the virtual memory scheme cannot be implemented in the 68000 microprocessor.

If external resources are added, can the 68000 be changed to a 68010 processor? Explain.

- 10.3 Can virtual memory schemes be implemented for
 - (a) an address error?
 - (b) a zero-divide error?

State your reasons in each case

- 10.4 Can virtual machine concepts be extended to replace real machines?
 - (a) If so, can the real machines be dispensed with?
 - (b) If not, what is the real usefulness of the virtual machine concept?
- **10.5** Refer to the system we considered in Examples 10.1 and 10.2. The following instruction is executed:

ADDX.L -(A1), -(A2)

A1 =\$080004 and A2 =\$08345C.

- (a) Which memory block gets moved from the backup memory into the buffer area? Why?
- (b) Where are the A1 and A2 register values stored? Why?
- (c) What are the adjusted values of the A1 and A2 registers?
- **10.6** A printer I/O system is emulated using virtual machine concepts. The printer has a print buffer of 2,048 bytes and six different control signals, such as ready to send, clear to send, paper out, and the like. In addition, the printer has a 256-byte character buffer.
 - (a) To emulate the printer as a virtual machine, how much memory is required?
 - (b) If the printer were to send an interrupt, how would this be accomplished?
- 10.7 The 68000 and 68010 are pin compatible with one another.
 - (a) Will software written for the 68000 run completely using the 68010? Are there any

instances in which a marked difference between the two processors will be evidenced?

- (b) Repeat (a) if the software is intended for the 68010 and the device is then replaced by 68000.
- **10.8** In a multiuser environment, reconfigure
 - (a) the vector table for user 1 starting at \$2000;
 - (b) the vector table for user 2 starting at \$4000.

Initialize locations so that the TRAP #2 routine for user 1 starts at \$1600 and for user 2 at \$1800.

- 10.9 If the RTD instruction is not available (as is the case with the 68000),
 - (a) write a sequence of instructions to accomplish the task illustrated in Figure 10.9;
 - (b) compute the time of execution for (a) and compare this with the RTD instruction execution time.
- 10.10 If possible, rewrite the software of Figure 10.9
 - (a) to emulate an interrupt acknowledge cycle;
 - (b) to emulate the user I/O cycle.
- 10.11 Obtaining the timing information from the data sheets of the 68010,
 - (a) formulate the T(R/W) values for the software of Figure 10.9.
 - (b) compute the time of execution for (a).
- **10.12** In the 68010 and 68012 processors, explain how different vector tables are used for different users. For example,

User 1 Vector table starting at \$2000 User 2 Vector table starting at \$4000

Where is the default vector table for both users?

- 10.13 Indicate the micromodules for the following instructions:
 - (a) MOVE.L (A1)+,-(A3)
 - **(b)** MOVE.L -(A1), (A3)+
- 10.14 Repeat problem 10.13 for the following:
 - (a) ADDI.B #\$43,\$14(A1,D1.W)
 - **(b)** EOR.W D2,(A1)+
- **10.15** Suppose a memory-access fault occurs while accessing the source operand in the instructions that follow. Outline the sequence of events with appropriate micromodules.
 - (a) ADDX.L -(A1), -(A1)
 - **(b)** ADD.L (A1)+,D2

Compare the micromodules and specify which takes more modules and time. Explain your answer.

- **10.16** Can the faults occurring in the following sequence of instructions be corrected by the 68010? State all of your reasons.
 - (a) MOVEA.L #\$12345678,A1 ROL.W (A1)
 (b) JMP \$12345

10.17 Why is the restart method considered superior to the continuation method in the field of virtual memory? Give at least three reasons.

What additional resources are required to implement the restart method?

- **10.18** Are the stack structures for the 68000 and 68010 completely compatible with one another? Why or why not?
 - (a) If there is any incompatibility, does it create any hardware or software problems in interchanging the 68000 and 68010?
 - (b) Can the incompatibility, if it exists, be corrected by external hardware? Give your reasons.
- 10.19 Given the following software:

PC Instruction \$090C MOVE.W D0,\$1003 NOP

an error condition has resulted in accessing the data space at \$1003.

- (a) What type of error must it have been?
- (b) Indicate the contents of the stack when the 68010 recognizes the error and is ready to respond with appropriate exception processing.

10.20 Repeat Problem 10.19 for the following:

PC	Instruction
\$1000	ADDQ.W #\$D3,\$12345678 NOP :
\$100E	CLR.B AL

- 10.21 Specify two exception conditions in which the format code will be
 - (a) \$0000;
 - **(b)** \$1000.
- 10.22 Rewrite the software of Figure 10.16 so that the physical memory buffer is located between
 - (a) \$15000 and \$18000;
 - **(b)** \$40000 and \$44000.
- 10.23 Rewrite the software of Figure 10.16 to make it more efficient
 - (a) in terms of execution time;
 - (b) in terms of the program memory space.
- 10.24 In Example 10.6, suppose the fault-causing instruction is changed to

ADD.L D7,(A5)+

A5 =\$887766AA.

- (a) Specify the sequence of events.
- (b) Can the error be corrected by virtual memory schemes? If so, show how it can be done. If not, specify your reasons and validate them with practical examples.

ENDNOTES

- 1. Motorola, Inc. 68010 Data Book. Phoenix, AZ: Motorola Technical Operations, 1983.
- 2. Motorola, Inc. 68010/68012 Data Book. Phoenix, AZ: Motorola Technical Operations, 1985.
- 3. MacGregor, D., and Mothersole, D. "Virtual Memory and the 68010." *IEEE Micro* 3(10):24-39.
- 4. Motorola, Inc. MTT8 68000 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1987.
- 5. Motorola, Inc. M68000 16/32-Bit Microprocessor Programmer's Reference Manual, Fifth Edition. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- 6. MacGregor, D., and Moyer, B. "Built-in Tight Loop Mode Raises Microprocessor Performance (68010)." *Electronic Design* 31, no. 22 (1983).
- Miller, M.A. "The 68000 Family of Microprocessors." Chap. 10 in *The 68000 Microprocessor: Architecture, Programming, and Applications*. Columbus, OH: Merrill, 1988.

CHAPTER

11

68020 and 68030 Architecture, Organization, and Applications

Objectives

In this chapter we will study:

The general architecture of the 68020 and 68030 processors The additional resources of the 68020 and 68030 Cache memory organization concepts Functional improvements of the 68020 and 68030

11.0 INTRODUCTION

The 68020 is a 32-bit microprocessor with individual 32-bit address and data buses. It has a 4-gigabyte logical address space. In addition to all the internal resources of the 68010 and 68012 processors, it has a chip instruction cache memory. These additional features increase the overall throughput of a 68020-based system as compared to the earlier members of the 68000 family.¹

The 68030 is an extension of the 68020 processor. Additional features of the 68030 include the data cache memory and a paged memory management unit (PMMU, or simply MMU) on the chip itself, further enhancing the throughput of 68030-based systems.

Study of the material in this chapter will provide a comprehensive introduction to the 68020 and 68030 processors, cache memory, and memory management operations.



11.1 GENERAL ARCHITECTURE OF THE 68020

The 68020 is contained in a 114-pin grid-array package and is fabricated with VLSI MOS technology. Figure 11.1 illustrates the internal architecture of the 68020. It contains all the resources of the 68000, 68010, and 68012, along with some additional resources and modified resources to facilitate cache memory implementation.

Additional Resources and Modified Resources of the 68020

There are three stack pointers in the 68020: the user stack pointer USP (A7) in the user mode, the interrupt stack pointer ISP (A7') in the supervisor mode, and the master stack pointer MSP (A7") in the supervisor mode. The USP handles the user stack operations. The ISP handles the interrupt exceptions and the MSP handles the rest of the exceptions. Selection of the stack pointer to be used is made with the help of the S and M bits in the system byte of the status register.

The cache control and the cache address registers (CACR and CAAR) are used to control the cache memory operations. The vector base register (VBR) and the alternate



source and destination function code registers (SFC and DFC) are used in much the same way as in the 68010 processor.²

The user byte of the status register is similar to that of the 68000 processor. The system byte is modified, however, as shown in Figure 11.2. The T1 and T0 bits determine the trace mode of operation. The S and M bits select the stack pointer. The interrupt mask bits I2, I1, and I0 are similar to those of 68000.



FIGURE 11.3 Functional pin structure of the 68020. (Courtesy of Motorola, Inc.)

Address, Data, and Control Buses

Figure 11.3 indicates the functional pin structure of the 68020 and Figure 11.4 describes the signals. The address and data buses are extended to 32 bits each. Eight-bit byte, 16-bit word, or 32-bit long-word data operands can be transferred in a single bus cycle. The function code outputs FC2, FC1, and FC0 specify the type of address space and the processor condition. The SIZ1 and SIZ0 outputs indicate the number of bytes to be further transferred at the beginning of each bus cycle.

The external cycle start ($\overline{\text{ECS}}$) output indicates that a bus cycle is beginning. The operand cycle start ($\overline{\text{OCS}}$) output is asserted during the first bus cycle of an operand transfer. The read-modify/write cycle ($\overline{\text{RMC}}$) output is similar to that of the 68012 processor; it indicates that the current bus cycle is an indivisible read-modify/write bus cycle.

The address strobe (\overline{AS}) and the data strobe (\overline{DS}) outputs indicate the validity of the address and the data on the respective buses. The read/write (R/\overline{W}) output indicates the read or write bus cycle. The data buffer enable (\overline{DBEN}) output is similar to the \overline{DS} signal, but is used to enable the external data buffers. The \overline{DTACK} input of the 68000 is

Signal Name	Mnemonic	Function
Address Bus	A0-A31	32-bit address bus used to address any of 4,294,967,296 bytes.
Data Bus	D0-D31	32-bit data bus used to transfer 8, 16, 24, or 32 bits of data per bus cycle.
Function Codes	FC0-FC2	3-bit function code used to identify the address space of each bus cycle.
Size	SIZ0 SIZ1	Indicates the number of bytes remaining to be transferred for this cycle. These signals, together with A0 and A1, define the active sections of the data bus.
Read-Modify-Write Cycle	RMC	Provides an indicator that the current bus cycle is part of an indivisible read-modify- write operation
External Cycle Start	ECS	Provides an indication that a bus cycle is beginning.
Operand Cycle Start	OCS	Identical operation to that of $\overline{\text{ECS}}$ except that $\overline{\text{OCS}}$ is asserted only during the first bus cycle of an operand transfer.
Address Strobe	ĀS	Indicates that a valid address is on the bus.
Data Strobe	DS	Indicates that valid data is to be placed on the data bus by an external device or has been placed on the data bus by the MC68020.
Read/Write	R/W	Defines the bus transfer as an MPU read or write.
Data Buffer Enable	DBEN	Provides an enable signal for external data buffers.
Data Transfer and Size Acknowledge	DSACK0 DSACK1	Bus response signals that indicate the requested data transfer operation is com- pleted. In addition, these two lines indicate the size of the external bus port on a cycle-by-cycle basis.
Cache Disable	CDIS	Dynamically disables the on-chip cache to assist emulator support.
Interrupt Priority Level	IPLO-IPL2	Provides an encoded interrupt level to the processor.
Autovector	AVEC	Requests an autovector during an interrupt acknowledge cycle.
Interrupt Pending	IPEND	Indicates that an interrupt is pending.
Bus Request	BR	Indicates that an external device requires bus mastership.
Bus Grant	BG	Indicates that an external device may assume bus mastership.
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership.
Reset	RESET	System reset.
Halt	HALT	Indicates that the processor should suspend bus activity.
Bus Error	BERR	Indicates an invalid or illegal bus operation is being attempted.
Clock	CLK	Clock input to the processor.
Power Supply	Vcc	+ 5 \pm 5% volt power supply.
Ground	GND	Ground connection.

FIGURE 11.4 The 68020 signal description. (Courtesy of Motorola, Inc.)

split into $\overline{\text{DSACK0}}$ and $\overline{\text{DSACK1}}$. These two inputs are encoded to specify byte, word, or long-word transfers on the data bus.³

The cache disable ($\overline{\text{CDIS}}$) input disables the internal cache memory. The interrupt priority inputs ($\overline{\text{IPL2}}$, $\overline{\text{IPL1}}$, and $\overline{\text{IPL0}}$) are similar to those of the 68000 processor. The autovector ($\overline{\text{AVEC}}$) input signifies an autovectored interrupt condition. The interrupt pending ($\overline{\text{IPEND}}$) input signifies a pending interrupt. The bus arbitration signals (the bus request ($\overline{\text{BR}}$) input, the bus grant ($\overline{\text{BG}}$) output, and the bus grant acknowledge ($\overline{\text{BGACK}}$) input) are similar to those of the 68000 processor and are used for the DMA type of transfers. The system control signals ($\overline{\text{RESET}}$, $\overline{\text{HALT}}$, and $\overline{\text{BERR}}$) are also similar to those of the 68000 processor. The device operates on 5 volts V_{DD} .

Data Formats, Memory, and I/O Interface Schemes

The 68020 is designed to facilitate byte, word, or long-word data transfers on even or odd address boundaries. However, the op.word (instruction word) fetches must be on even word boundaries to maintain code compatibility with the earlier 68000 family members. If op.word fetches are not on even word boundaries, an address error will occur.







Figure 11.5 illustrates a typical memory interface scheme and associated data formats. The 68020 uses memory-mapped I/O concepts similar to those of the other members of the family; thus, the memory and I/O interface schemes are similar. An 8-bit byte port (b7-b0) is connected to data lines D31–D24. A 16-bit word port (b15-b0) is connected to data lines D31–D16. A 32-bit long-word port (b31-b0) is connected to data lines D31–D16. A 32-bit long-word port (b31-b0) is connected to data lines D31–D0. The A1 and A0 address lines and the SIZ1 and SIZ0 size outputs are decoded to provide the byte enable signals BE0, BE1, BE2, and BE3. These signals enable the transfer of appropriate bytes.⁴

Figure 11.6 indicates the DSACK and SIZ signal responses for different data sizes. Depending upon the address and the alignment, there can be one, two, three, or four byte transfers in a single bus cycle.

We will now present an example problem to review basic concepts relating to the 68020 processor.

DSACK1	DSACK0	Data Bus Activity		<u>SIZ1</u>	<u>SIZO</u>	Data Size
1	1	not selected		1	1	3 bytes more
1	0	byte selected		1	0	2 bytes more
0	1	word selected		0	1	1 byte more
0	0	long word selected		0	0	4 bytes more
(a)			J	(b)		

FIGURE 11.6 Data bus activity and selection as functions of (a) DSACK and (b) SIZ signals.

Example 11.1 68020 architecture and data formats.

A 68020-based system has the following memory and I/O map:

Main memory (32-bit wide) ⇒ \$00000000 to \$00FFFFFF System I/O (16-bit wide) ⇒ \$01000000 to \$0100FFFF (8-bit wide) ⇒ \$01010000 to \$010103FF

- 1. What are the conditions of the system byte at power-up reset? What is the default value of VBR on reset?
- 2. The processor is executing the following instruction:

MOVE.L D0,(A1)

with D0 =\$012A46AB; A1 = \$00004000. Indicate the data transfers on the bus, along with the DSACKx and SIZx signals.

3. The processor is executing the following instruction:

MOVE.L
$$D0,(A2)$$

with D0 = \$012A46AB; A2 = \$01000401. Indicate the data transfers on the bus, along with the DSACKx and SIZx signals.

Solution

1. System byte and VBR on reset: In order to be compatible with the other members of the 68000 family, the system byte is set up for trace off, stack pointer ISP, and interrupt mask level 7. Similarly, the VBR is set up for the all-zero condition. The system byte and the VBR are as shown:

_	b15	b14 {	b13	b12	57 b.	1	b10		b9		b8	
System byte ⇒	T1	TO	S	М)	12		n		IO	
	0	0	1	0	0		1		1		1	
		V	BR ⇒	\$	0 0) () ()	0	0	0	0	

2. MOVE.L D0,(A1): The destination effective address (A1) = \$00004000 is evenly divisible by 4; as such, it is long-word aligned. All 32 bits of data from D0 are transferred to the destination in a single bus cycle, as shown:



3. MOVE.L D0,(A2): The 16-bit port is connected between data lines D31 and D16. The destination effective address (A2) = \$01000401 is at an odd byte boundary and is misaligned. However, the long-word data operand is transferred in three bus cycles. During the first bus cycle, the most significant byte (MSB) operand OP0 is transferred to location \$01000401. During the second bus cycle, byte operands OP1 and OP2 are transferred as a word to location \$01000402. During the third bus cycle, the LSB operand OP3 is transferred to location \$01000404. The sequence of operations is as shown:

	MSB OP0	OP1	OP2	LSB OP3				
D0 ⇒	0 1	2 A	4 6	A B				
	: D31- D24	: D23 D16			DSACKI	DSACKO	SIZ1	5170
\$01000400	ХХ	01	\$0)1000401	1	0	0	0
\$01000402	2 A	4 6	\$0	01000403	0	1	1	1
\$01000404	AB	x x	\$(01000405	1	0	0	1

The DSACK and SIZ signals specify the actual bus activity. During the first bus cycle, 4 bytes were meant to be transferred, but only one could be transferred. During the second bus cycle, 3 bytes were still meant to be transferred, but only two could be transferred (as a word). During the third bus cycle, the last and remaining byte is transferred.

With the help of the DSACK and SIZ signals, it is possible to execute aligned or misaligned data transfers with equal ease. Misaligned transfers take more bus cycles, however.

To further familiarize the reader with the configuration of the 68020 processor, the internal block diagram and layout structure are presented in Figures 11.7 and 11.8.

11.2 ADDITIONAL ADDRESSING MODES AND INSTRUCTIONS FOR THE 68020

The table of Figure 11.9 (p. 316) indicates the addressing modes of the 68020. In addition to all the addressing modes of the 68000, it has memory indirect and program counter indirect addressing modes. The associated base and outer displacements (bd and od) can be up to 32 signed bits.⁵

Memory Indirection Addressing Modes and Scaling

Whenever an index register (Dn or An) is used, its contents are multiplied by a scale factor. In computing the effective address, the scale factor can be 1, 2, 4, or 8. The scaling enables addressing at relative displacements of the byte, word, long word, or quad word (8 bytes). The term **memory indirect addressing** is used in reference to a memory location, the contents of which form the base address of the operand. The effective address of the operand is obtained by properly adding the scaled index register



FIGURE 11.7 Internal block diagram of the 68020. (Courtesy of Motorola, Inc.)

contents and the base and outer displacements to the indirect address. This addressing scheme uses a memory location as a memory pointer.

Figure 11.10 (p. 317) indicates the results that follow from using the new addressing modes. When scaling is used, the physical value of the index register is not changed. In **memory indirect postindexing**, the contents of the memory indirect address are obtained first. The index and the outer displacements are further added to obtain the effective address of the operand. In **memory indirect preindexing**, the memory indirect address is obtained after indexing. The outer displacement is further added to obtain the EA of the operand.

In the program counter indirect and program counter memory indirect addressing modes, the program counter is used instead of an address register. These modes are suitable for relocatable code generation.

Bit-Field Type of Instructions

The bit-field instructions for the 68020 are given in Figure 11.11 (p. 318). These instructions address and manipulate a bit field of variable width (1 to 32 bits), starting from a given offset of the effective address. The syntax of the single operand instruction is



FIGURE 11.8 The 68020 internal structure and layout. (Courtesy of Motorola, Inc.)

BFxxx (ea) {offset:width}

If the instruction is of the double-operand type, the other operand is a data register Dn. The offset and width fields can be specified as immediate operands or as Dn operands. For all bit-field instructions, the bit field is first tested and the N and Z flags are adjusted accordingly. The specified bit-field operation is then carried out. In Figure 11.12 (p. 319) some typical bit-field instruction operations are given in order of complexity.

The bit-field instructions are very helpful in handling bit fields of variable lengths and at any effective address location. In the absence of these instructions, a series of instructions must be written to accomplish the tasks of this type.

Addressing Modes	Syntax
Register Direct ·	
Data Register Direct	Dn
Address Register Direct	An
Register Indirect	
Address Register Indirect	(An)
Address Register Indirect with Postincrement	(An) +
Address Register Indirect with Predecrement	– (An)
Address Register Indirect with Displacement	(d ₁₆ ,An)
Register Indirect with Index	
Address Register Indirect with Index (8-Bit Displacement)	(dg,An,Xn)
Address Register Indirect with Index (Base Displacement)	(bd,An,Xn)
Memory Indirect	
Memory Indirect Post-Indexed	([bd,AnJ,Xn,od)
Memory Indirect Pre-Indexed	([bd,An,Xn],od)
Program Counter Indirect with Displacement	(d ₁₆ ,PC)
Program Counter Indirect with Index	
PC Indirect with Index (8-Bit Displacement)	(dg,PC,Xn)
PC Indirect with Index (Base Displacement)	(bd,PC,Xn)
Program Counter Memory Indirect	
PC Memory Indirect Post-Indexed	([bd,PC],Xn,od)
PC Memory Indirect Pre-Indexed	([bd,PC,Xn],od)
Absolute	
Absolute Short	xxx.W
Absolute Long	xxx.L
Immediate	# <data></data>

NOTES:

Dn = Data Register, D0-D7

An = Address Register, A0-A7

d₈, d₁₆ = A twos-complement, or sign-extended displacement; added as part of the effective address calculation; size is 8 or 16 bits (d₁₆ and d₈ are 16- and 8-bit displacements); when omitted, assemblers use a value of zero.

Xn = Address or data register used as an index register; form is Xn.SIZE*SCALE, where SIZE is .W or .L (indicates index register size) and SCALE is 1, 2, 4, or 8 (index register is multiplied by SCALE); use of SIZE and/or SCALE is optional.

bd = A twos-complement base displacement; when present, size can be 16 or 32 bits.

od = Outer displacement, added as part of effective address calculation after any memory indirection; use is optional with a size of 16 or 32 bits.

PC = Program Counter

<data> = Immediate value of 8, 16, or 32 bits

() = Effective address

[] = Use as indirect address to long word address.



Packed and Unpacked BCD Instructions

The **PACK instruction** is used to reduce a word-sized two-digit BCD operand into a packed 8-bit two-digit BCD operand. The **UNPK instruction** increases a byte-sized two-digit BCD operand into an unpacked 16-bit two-digit BCD operand. Examples follow.

PACK D2,D3,#\$0000: The specified immediate data (0000) word is added to the source operand in the D2 register. The upper 4 bits of each byte are discarded and the lower 4 bits of each byte are packed into the destination register D3.

A3.L \$\$00004000 + D1.W*4 \$0000800 + bd \$0000008

EA = \$00004808

D4 = \$88880000

D4 =\$66668888

INITIAL CONDITIONS

A0 = \$0000ABCD;	D0 = \$00000004;	\$00004800	0000
A1 = \$0000008;	D1 = \$00000200;	4802	2222
A2 = \$00003000;	D2 = \$0000F0F0;	4804	4444
A3 = \$00004000;	D3 = \$012A46AB;	4806	6666
		4808	8888
		480A	0000

1. ARI with base displacement, index, and scaling: MOVE.L (08, A3, D1.W * 4),D4 EA calculation:

 (,	,		.,,	
•		•	•	
bd	ARI	index $_{\rm c}$	scale	

 $(ARI \Rightarrow Address register indirect)$

Long-word contents corresponding to EA are moved into D4 register

2. Memory indirect postindexed:

MOVE.L ([\$1800,A2], D1.W * 8, \$15E0),D4	EA calculation:
	A2.L \$00003000 +
bd ARI index scale od	bd \$00001800
memory indirect	address = \$00004800
contents of above memory indired	ct address 7 \$00002222 +
	D1.W*8 \$00001000 +
	od \$000015E0
	EA = \$00004802
Long-word contents corresponding to \Rightarrow	D4 = \$22224444
3. Memory indirect preindexed:	
 3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 	EA calculation:
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : : : : : :	EA calculation: A2.L \$\$00003000 +
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : : : : : bd ARI index scale od	EA calculation: A2.L \$00003000 + D1.W*8 \$00001000 +
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : bd ARI index scale od	EA calculation: A2.L \$\$00003000 + D1.W*8 \$00001000 + bd \$00000800
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : : : : : bd ARI index scale od memory indirect	EA calculation: A2.L \$00003000 + D1.W*8 \$00001000 + bd \$00000800 ct address = \$00004800
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : : : : : bd ARI index scale od memory indirect contents of above memory indirect	EA calculation: A2.L \$00003000 + D1.W*8 \$00001000 + bd \$00000800 ct address \$00004800 ct address \$00002222 +
3. Memory indirect preindexed: MOVE.L ([\$0800,A2, D1.W * 8], \$25E4),D4 : : : : : : bd ARI index scale od memory indirect contents of above memory indirect	EA calculation: A2.L \$00003000 + D1.W*8 \$00001000 + bd \$00000800 ct address \$00002222 + od \$000025E4

Long-word contents corresponding to EA are moved into D4 register \Rightarrow

FIGURE 11.10 The 68020 scaling and memory indirect addressing modes.

Instruction	· Operation
BFCHG	Test bit field and change from 1 to 0, or vice versa.
BFCLR	Test bit field and clear.
BFEXTS	Extract signed bit field from source and place into destination.
BFEXTU	Extract unsigned bit field from source and place into destination.
BFFFO	Find first one in the bit field.
BFINS	Insert bit field at specified address.
BFSET	Test bit field and set condition codes.
BFTST	Test bit field and set or reset N and Z flags.

Flag conditions: N set if the MSB of the bit field is 1. Z set if the bit field is all-zero.

V cleared; C cleared; X unaffected.

FIGURE 11.11 Bit-field instructions for the 68020.

	Initially $D2 =$	\$	Х	Х	Х	Х	3	7	3	5
+	data element =	\$					0	0	0	0
								:		:
	discard upper 4 b	its c	of ea	ach	byt	e		:		:
	and pack lower 4	bits	s of	eac	h b	yte		7		5
								1		:
	Final D3 value =	\$	Х	Х	Х	Х	Х	Х	7	5

The source and destination operands can also be specified by the predecrement ARI addressing mode (PACK -(An), -(Am), #data).

UNPK D3,D4,#\$3030: The source operand in the D3 register is unpacked from 8 bits to 16 bits, with the upper 4 bits of each byte set to zero. The specified data (\$3030) is added to the unpacked operand. The resulting 16-bit operand is placed in the destination register D4.

	Initially $D3 =$	\$ Х	Х	Х	Х	Χ.	Х	7	5
							/	//	:
	unpacked operand					0	7	0	5
-	data element =	\$				3	0	3	0
	Final D4 value =	\$ х	х	х	х	3	7	3	5

The source and destination operands can also be specified by the predecrement ARI addressing mode (UNPK -(An), -(Am), #data).

In the preceding example, with a data element of \$3030, the UNPK instruction has converted a normal BCD value into a corresponding ASCII value (BCD 7 \Rightarrow ASCII 37; BCD 5 \Rightarrow ASCII 35). This illustrates the usefulness of PACK and UNPK instructions in code conversions.

	displacement	bits b7	b6	b5	b4	b3	b2	b1 [.]	b0	
byte address 4007	-8	1	0	1	1	1	1	0	0	\$BC
base byte address 4008	\Rightarrow 0	1	1	0	1	0	0	0	1	\$D1
byte address 4009	+8	0	0	0	1	0	1	0	1	\$15

1. BFTST 4008{2:6}:

Tests bit field with base address 4008, offset 2 and width 6 bits. Tests bits b5-b0 of byte at location 4008. N = 0 (MSB b5 is 0); Z = 0 (bit field is nonzero).

2. BFCLR 4008{2:6}:

Performs BFTST operation as above first and returns the N and Z values (0 and 0). Then clears bits b5-b0 of byte at 4008. (If BFSET is used, then the corresponding bits are set after returning the N and Z values).

3. BFCHG 4008{2:6}:

After performing the BFTST operation as above and returning the N and Z values (0 and 0), toggles (1 to 0 and 0 to 1) bits b5-b0 of byte 4008.

4. BFEXTU 4008{-8:16},D1:

Extracts bit field with base address 4008, offset -8, and width 16 bits. In this case, it extracts (moves) b7-b0 bits of byte at 4008 into b7-b0 bit positions of the D1 register. It further moves bits b7-b0 of byte at 4007 into bit positions b15-b8 of the D1 register. The rest of the bits of the D1 register are loaded with zeros, since the instruction is unsigned.

D1 = \$ 0 0 0 0 B C D 1 N = 1 (MSB of the bit field (b7 of byte at 4007) = 1)Z = 0 (nonzero bit-field value)

If BFEXTS (signed extract instruction) is used, the MSB bit of the bit field is sign extended to the higher bits of the destination register. Thus, BFEXTS $4008\{-8:16\}$ yields

$$D1 = $FFFFBCD1$$

$$N = 1$$

$$Z = 0$$

5. BFINS D1,4008{12:4}: (D1 = \$ F F F B C D 1) Inserts into bit field with base address 4008, offset 12 the last 4 bits of the D1 register. In this case, 0 0 0 1 bits are inserted in bit positions b3-b0 of byte at 4009. N = 0 and Z = 0, since a positive nonzero value is inserted.

6. BFFFO 4008{8:8},D2:

Finds first one in the specified bit field at base address 4008 with offset 8 and field width 8 bits. Returns the effective offset value to the D2 register. In this case, the first one is found at b4 of byte at 4009. This corresponds to an effective offset of 11 =\$B.

D2 = \$ 0 0 0 0 0 0 0 B N = 1 (1 found in the specified bit field as MSB)Z = 0 (nonzero effective bit field)



Other Instructions and Enhancements

In the 68020, the divide and multiply instructions are extended to cover 32-bit operands. The TRAP instructions are further extended to operate on condition (TRAPcc). The CAS (compare and swap) instructions are of the read-modify/write type and enhance system throughput. There are also a set of coprocessor instructions (cpxxx) to control the coprocessor operation. Figure 11.13 summarizes the 68020 instruction set.

The 68020 processor has an internal 4-word pipe that holds the prefetched instructions and operands. The pipe is filled whenever there is a two-word vacancy. In the case of a change in program flow, the pipe contents are invalidated and the pipe is refilled.⁶

11.3 CACHE MEMORY CONCEPTS AND ORGANIZATION

Cache memory is a fast-access, high-speed memory designed to hold the most frequently used information. The processor copies the required information from the main memory into the cache memory. The cache memory is usually of limited size. As often as is necessary, the cached information is updated.

68020 Cache Memory Organization and Operation

The 68020 processor has a 256-byte instruction cache memory on the chip, itself. It is organized as 64 long words, as shown in Figure 11.14. Two internal registers, the CACR (cache control register) and the CAAR (cache address register), determine the operation of the cache memory. The cache memory can be disabled or enabled. When enabled, the processor fills in the cache memory with the most recently fetched instructions and uses them.

When the processor wants to fetch an instruction, it checks the cache memory to determine whether the instruction is in the cache. If it is in the cache, we have what is known as a **hit condition**. If it is not in the cache, we have what is known as a **miss condition**.

For a hit condition, the processor fetches the instruction from the cache and executes it. The typical instruction access time from cache corresponds to two clock cycles. For a miss condition, the processor fetches the instruction from the external memory and executes it. The typical instruction access time from external memory corresponds to three clock cycles. Cache memory is always updated with the most recent instructions fetched from the external memory. Figure 11.15 indicates timing under cache hit and cache miss conditions.

When the processor is obtaining instructions from the cache memory and executing them, the external bus is free. The bus interface unit accesses data operands during this time window. In addition, the prefetch mechanism of the 68000 family is operational, even with the cache memory. All of these parallel operations enhance the overall throughput of the 68020 processor.

Mnemonic	Description	Mnemonic	Description		
ABCD	Add Decimal with Extend	MULS	Signed Multiply		
ADD	Add	MULU	Unsigned Multiply		
ADDA	Add Address	NBCD	Negate Decimal with Extend		
ADDI	Add Immediate	NEG	Negate		
ADDQ	Add Quick	NEGX	Negate with Extend		
ADDX	Add with Extend	NOP	No Operation		
AND	Logical AND	NOT	Logical Complement		
ANDI	Logical AND Immediate	OR	Logical Inclusive OR		
ASL, ASR	Arithmetic Shift Left and Right	ORI	Logical OR Immediate		
Bcc	Branch Conditionally	PACK	Pack BCD		
BCHG	Test Bit and Change	PEA	Push Effective Address		
BCLR	Test Bit and Clear	RESET	Reset External Devices		
BFCHG	Test Bit Field and Change	ROL, ROR	Rotate Left and Right		
BFCLR	Test Bit Field and Clear	ROXL, ROXR	Rotate with Extend Left and Right		
BFEXIS	Signed Bit Field Extract	RTD	Return and Deallocate		
BFEXIU	Unsigned Bit Field Extract	RTE	Return from Exception		
BFFFU	Bit Field Find First One	RTM	Return from Module		
BEINS	Bit Field insert	RTR	Return and Restore Conditon Codes		
BETST	Test Bit Field	RTS	Return from Subroutine		
BRA	Branch	SBCD	Subtract Decimal with Extend		
BSET	Test Bit and Set	Scc	Set Conditionally		
RSR	Branch to Subroutine	STOP	Stop		
BTST	Test Bit	SUB	Subtract		
CALLM	Call Modulo	SUBA	Subtract Address		
CALLIVI	Compare and Swap Operands	SUBI	Subtract Immediate		
CAS2	Compare and Swap Dual Operands	SUBO	Subtract Quick		
CHK	Check Register Against Bound	SUBX	Subtract with Extend		
CHK2	Check Register Against Upper and	SVVAP	Swap Register Worus		
CHILL	Lower Bounds	TAS	Test Operand and Set		
CLR	Clear	TRAP	l rap		
CMP	Compare	TRAPCC			
CMPA	Compare Address	TRAPV	Trap on Overflow		
CMPI	Compare Immediate	151			
CMPM	Compare Memory to Memory	UNLK	Unlink		
CMP2	Compare Register Against Upper and	UNPK	Опраск ВСО		
	Lower Bounds	COPROCESSOR INSTRUCTIONS			
DBcc	Test Condition, Decrement and Branch				
DIVS, DIVSL	Signed Divide	срВсс	Branch Conditionally		
DIVU, DIVUL	Unsigned Divide	сррвсс	Test Coprocessor Condition,		
EOR	Logical Exclusive OR	0.54	Decrement, and Branch		
EORI	Logical Exclusive OR Immediate	CPGEN	Coprocessor General Instruction		
EXG	Exchange Registers	CORESTORE	Restore Internal State of Coprocessor		
EXT	Sign Extend	CPSAVE	Sat Conditionally		
JMP	Jump	CDTRAPCC	Tran Conditionally		
JSR	Jump to Subroutine	CPTITAL CC	The conditioning		
LEA	Load Effective Address				
LINK	Link and Allocate		and the second se		
LSL, LSR	Logical Shift Left and Right	1. S.			
MOVE	Move		and the second se		
MOVEA	Move Address				
MOVE CCR	Move Condition Code Register		and the second se		
MOVE SR	Move Status Register				
MOVE USP	Move User Stack Pointer				
MOVEC	Move Control Register				
MOVEM	Move Multiple Registers				
MOVEP	Move Peripheral				
MOVEQ	Move Quick	1.000			
MOVES	Move Alternate Address Space	and the second se			

FIGURE 11.13 Instruction set summary for the 68020. (Courtesy of Motorola, Inc.)



FIGURE 11.14 The 68020 cache memory organization and operation.

Cache Control and Cache Address Registers

The cache memory operation is controlled by the cache control (CACR) and cache address (CAAR) registers. These are illustrated in Figure 11.16. Using the CACR, the cache memory can be disabled or enabled, the cache entry can be cleared or frozen, or the cache memory can be completely cleared. These operations are required during initialization or when the processor is changing tasks.

The 6-bit index field of the CAAR specifies one of the 64 long words of the cache memory. The 24-bit tag, filed along with FC2 function code bit, specifies the address



FIGURE 11.15 Cache hit and cache miss timing of the 68020. (Courtesy of Motorola, Inc.)

FIGURE 11.16 (a) Cache control register (CACR) and (b) cache address register (CAAR) formats of the 68020.



(b)

tag field of the instruction. FC2 is required to distinguish between supervisor and user space. In addition, there is a V bit associated with each of the address tag fields in the cache memory address area. If the V bit is 1, the corresponding cached instruction is valid.

At power-up reset, the CACR is cleared to the all-zero condition and the cache is disabled. The cache needs to be properly initialized as a part of the system reset routine. The cache registers CACR and CAAR can be accessed only in the supervisor mode (using the MOVEC instruction).

Sometimes it is necessary to hardware disable the cache memory for debugging purposes. This is accomplished by activating the $\overline{\text{CDIS}}$ signal to a low level, as shown in Figure 11.14.

We will now present an example problem to review what we have learned about cache memory.

Example 11.2 68020 cache memory and performance.

Consider a 68020-based system.

- 1. Why is the cache memory disabled on power-up reset?
- 2. How much additional tag address and other space is required for each long-word cache entry?
- 3. Assume the following code is being executed while the cache memory is disabled:

MOVE.L (A2)+,D2 ADD.L D2, D0 NOP MOVE.L D0, (A3)+ With 32-bit aligned access, how many total read and write bus cycles take place on the external bus, including the instruction prefetches?

4. Answer the preceding question, assuming the cache is enabled and the code is in the cache memory.

Solution

- 1. Cache disable on reset: The information contained in the cache memory at the time of power-up reset does not correspond to any valid code. The cache memory should be disabled to prevent the processor from running invalid code from it.
- Additional cache space: Each long-word cache entry has a 25-bit effective tag address field (A31-A8 and FC2 values). Each long-word entry also has an associated V bit. Thus, 26 bits of additional cache space is required for each long-word entry.
- **3.** Bus cycles when cache is disabled: Each of the instructions is a single op.word instruction. To prefetch four op.words, two read bus cycles are required on the 32-bit aligned access. In addition, the instruction MOVE.L (A2)+,D2 requires a read cycle to obtain the source operand and the instruction MOVE.L D0,(A3)+ requires a write bus cycle to write the destination operand. Thus, the total number of bus cycles required is four.
- **4.** Bus cycles when cache is enabled: When the instructions are already in the cache and the cache memory is enabled, the instruction fetches will be from the cache. The external bus activity is only for the source and the destination operands. Thus, the total number of bus cycles required is two.

In the preceding example, the benefits of the cache memory and aligned access are apparent. The external bus cycles are greatly reduced, enhancing the throughput. However, depending upon the alignment, the port size, and the cache memory condition, actual bus activity varies.

11.4 GENERAL ARCHITECTURE OF THE 68030

The 68030 is an enhanced 32-bit microprocessor contained in a 128-pin grid-array package. It is fabricated with VLSI HMOS technology. It has all the resources of the 68020 processor. In addition, it contains the data cache and the memory management units on the chip.⁷

Instruction and Data Cache Memory Organization

The 68030 processor contains a 256-byte instruction cache memory and a separate 256byte data cache memory on the chip. The instruction cache is similar to that of the 68020 processor, but is organized as a bank of 16 rows of 4 long words. There are 16 address tag fields for the 16 rows, consisting of FC2 output and address lines A31-A8.

A	31	16 15	8 7	0				
-				D0				
		_		D1				
				D2	Data registers			
				D4	Data registers			
				D5				
				D7				
	31	16 15						
				A0 A1				
		_		A2	A data a sector a			
				A3 A4	Address register			
-				A5				
				_ A6				
	31	16 15			User stack			
SAME				A (USP)	pointer			
as ~	31				Program counter			
08020	21	6 15			riogram counter			
10 C				A7' (ISP)	Interrupt			
	31	6 15		0	stack pointer			
				A7" (MSP)	Master stack			
		15	8 7	0	pointer			
			(CCR)	SR	Status register			
	31			0				
				VBR	Vector base register			
	31	~	2					
				DFC	code register			
	31			0				
				CACR	Cache control			
	31			0	Caaba addraaa			
				CAAR	register			
- -								
- <u>+</u>	31			0	↑ _			
] тс	Translation			
	31			0	control			
				CRP	CPU root			
				CRI	pointer			
	31			0	Supervisor			
New				SRP	root MMU			
	21			0	pointer			
	51			TT0	Transparent translation 0			
	31			0				
				TTI	Transparent translation 1			
		15		0				
¥				MMUSR	MMU status			

FIGURE 11.17 General architecture of the 68030. (Courtesy of Motorola, Inc.)

.

Selection of one of the 16 rows of the cache bank is accomplished by address lines A7–A4. Selection of one of the long words of a row is accomplished by the A3 and A2 address lines. The A1 address line is used to select the upper or lower word within a long word. Each long word is associated with a V bit. The operation of the 68030 instruction cache is similar to that of the 68020 processor.

Data cache organization in the 68030 is similar to instruction cache organization. In the address tag field, however, the FC1 and FC0 function code bits are also included. The processor reads the cached data in the case of a hit condition. When there is a hit condition for writing data, the processor writes the data in the cache memory and also in the external memory. This is necessary to eliminate any stale data in the external data memory.

Additional Software Resources of the 68030 Processor

Figure 11.17 specifies the register architecture of the 68030 processor. In addition to the 68020 resources, it has extra registers related to the **memory management unit** (**MMU**). These registers can be handled only in the supervisor mode. The logical address space for the 68030 is 4 gigabytes. The physical address space depends upon the available hardware and is much less than the logical space. In virtual memory implementation, the MMU translates a logical address into an existing physical address. Associated with the MMU, there is also an address translation cache (ATC) memory on board for the 68030. The ATC has 22 entries consisting of the most recently used address translations.

Whenever there is a requirement for an address translation from a logical address to a physical address, the ATC is checked for a hit. For a hit condition, the cached translation address is used to locate the instruction or the data operand. For a miss condition, 68030 goes to the external memory to locate the address translation tables and obtains the required information.

Figure 11.18 summarizes the functions of the MMU registers and Figure 11.19 summarizes the additional 68030 instructions to support the MMU functions. These MMU instructions are privileged. In Figure 11.20, the relative performance of the 68020 and 68030 processors is indicated.

\Rightarrow Translation control: Controls the translation process.
\Rightarrow CPU root pointer: Locates the root pointer in memory for user-level operat-
ing systems.
\Rightarrow Supervisor root pointer: Locates the root pointer in memory for the govern-
ing operating system.
$d \Rightarrow$ Transparent translation registers 0 and 1: The entries here will be trans-
parent to the ATC and will not be cached.
$R \Rightarrow MMU$ status register: Contains the status of the MMU operations.

FIGURE 11.18 68030 MMU register functions.

PMOVE	\Rightarrow Move to and from MMU registers. (Moves contents between the MMU registers and the EA.)
PLOAD	\Rightarrow Load page descriptor into the ATC from the EA.
PTEST	\Rightarrow Test translation. (Tests the ATC and updates the MMU status register.)
PFLUSH	\Rightarrow Flush selected ATC entries as specified by the EA.
PFLUSHA	\Rightarrow Flush all ATC entries.

FIGURE 11.19 MMU-related instructions for the 68030.



Additional Hardware Resources of the 68030 Processor

In Figures 11.21 and 11.22 the 68030 functional signal groups and associated signal descriptions are given. There are additional cache control signals to assist instruction and data cache management.

The synchronous termination input ($\overline{\text{STERM}}$) is of particular importance. It controls synchronous transfers between the processor and the external memory and I/O. Synchronous transfers take only two clock cycles, as compared to three clock cycles for normal asynchronous transfers. The processor terminates the bus cycle upon receiving $\overline{\text{STERM}}$. If $\overline{\text{STERM}}$ is not received, the processor assumes the normal asynchronous operation and looks for the $\overline{\text{DSACK}}$ signals. In synchronous operation, only 32-bit aligned transfers are allowed. The other hardware resources of the 68030 function in basically the same manner as in the 68020 processor.

We will now present an example problem to review what we have learned about the 68030.

Example 11.3 The 68030 microprocessor.

With regard to the 68030 microprocessor,

- 1. why is it useful to have a data cache?
- 2. why is it useful to have the MMU on board?
- 3. what are the disadvantages of the data cache and MMU?

Solution

1. Data cache: In the case of a cache hit for read operations, only two clock cycle data transfers are required, as compared to three clock cycle data transfers for external



FIGURE 11.21 Functional signal groups of the 68030. (Courtesy of Motorola, Inc.)

memory access. This increases the throughput by 33.3 percent for read operations. For write operations, since data are also written into the external memory, there is no speed advantage. However, the updated data may be used for other read operations, ultimately resulting in a speed advantage.

- 2. MMU on board: The MMU and the associated ATC provide internal 2-cycle access, as compared to external 3-cycle access. This, in turn, affords a speed advantage of 33.3 percent.
- **3.** Disadvantages of on-board cache and MMU: Each of the units takes silicon real estate and complicates semiconductor processing. Thus, the cost of the unit is increased. Also, the integrated functionality makes debugging and testing difficult.

Figure 11.23 illustrates the internal structure of the very powerful 68030 processor. As of this writing, considerable system development is still taking place. The concepts we have presented are elementary; for more detailed information, additional references should be consulted.^{8,9}

Signal Name	Mnemonic	Function
Function Codes	FC0-FC2	3-bit function code used to identify the address space of each bus cycle.
Address Bus	A0-A31	32-bit address bus used to address any of 4,294,967,296 bytes.
Data Bus	D0-D31	32-bit data bus used to transfer 8, 16, 24, or 32 bits of data per bus cycle.
Size	SIZ0/SIZ1	Indicates the number of bytes remaining to be transferred for this cycle. These signals, together with A0 and A1, define the active sections of the data bus.
Operand Cycle Start	OCS	Identical operation to that of $\overline{\text{ECS}}$ except that $\overline{\text{OCS}}$ is asserted only during the first bus cycle of an operand transfer.
External Cycle Start	ECS	Provides an indication that a bus cycle is beginning.
Read/Write	R/W	Defines the bus transfer as an MPU read or write.
Read-Modify-Write Cycle	RMC	Provides an indicator that the current bus cycle is part of an indivisible read-modify-write operation.
Address Strobe	ĀS	Indicates that a valid address is on the bus.
Data Strobe	DS	Indicates that valid data is to be placed on the data bus by an external device or has been placed on the data bus by the MC68030.
Data Buffer Enable	DBEN	Provides an enable signal for external data buffers.
Data Transfer and Size Acknowledge	DSACK0/DSACK1	Bus response signals that indicate the requested data transfer operation is completed. In addition, these two lines indicate the size of the external bus port on a cycle-by-cycle basis.
Cache Inhibit In	CIIN	Prevents data from being loaded into the MC68030 instruction and data caches.
Cache Inhibit Out	CIOUT	Reflects the CI bit in ATC entries or a transparent translation register; indicates that external caches should ignore these accesses.
Cache Burst Request	CBREQ	Indicates a miss in either the instruction or data cache for cachable accesses.
Cache Burst Acknowledge	CBACK	Indicates that accessed device can operate in burst mode.
Interrupt Priority Level	IPLO-IPL2	Provides an encoded interrupt level to the processor.
Interrupt Pending	IPEND	Indicates that an interrupt is pending.
Autovector	AVEC	Requests an autovector during an interrupt acknowledge cycle.
Bus Request	BR	Indicates that an external device requires bus mastership.
Bus Grant	BG	Indicates that an external device may assume bus mastership.
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership.
Reset	RESET	System reset.
Halt	HALT	Indicates that the processor should suspend bus activity.
Bus Error	BERR	Indicates an invalid or illegal bus operation is being attempted.
Synchronous Termination	STERM	Bus response signal that indicates a port size of 32 bits and that data may be latched on the next falling clock edge.
Cache Disable	CDIS	Dynamically disables the on-chip cache to assist emulator support.
MMU Disable	MMUDIS	Dynamically disables the translation mechanism of the MMU.
Microsequencer Status	STATUS	Status indications for debug purposes.
Pipe Refill	REFILL	Indicates when the instruction pipe is beginning to refill
Clock	CLK	Clock input to the processor.
Power Supply	V _{CC}	+ 5 volt \pm 5% power supply.
Ground	GND	Ground connection.

FIGURE 11.22 Signal descriptions for the 68030. (Courtesy of Motorola, Inc.)



11.5 FUNCTIONAL IMPROVEMENTS IN THE 68020 AND 68030 PROCESSORS

Even though the 68020 and 68030 are based on the prototype architecture of the 68000 processor, they far exceed the functional capabilities of the 68000. This is primarily due to their memory indirect addressing capability, extended instructions for 32-bit operand manipulations (such as multiply and divide), cache memory and virtual memory implementation capabilities, and their enhanced 32-bit data and address buses.

For routine 16/32 bit applications, the 68000 processor with 16-megabyte address space is usually sufficient and is widely used. For applications requiring fast operations, large memory space (up to 4-gigabyte), and cache memory implementation schemes, the 68020 and 68030 processors are preferred. If a data cache and memory management are also required, the 68030 is the processor of choice.

Memory Indirect Addressing Capability

The 68020 and 68030 processors have the additional memory indirect addressing mode as we discussed earlier in the chapter. This addressing mode uses any memory location as a memory pointer register, which provides unlimited pointer resources in addition to the internal registers. The 68000 processor does not have the memory indirect addressing scheme; therefore, it must use one of the seven address registers (A0–A6) for any register indirect addressing scheme.

32-Bit Extended Instructions

For the 68020 and 68030 processors, some instructions, such as the multiply (MULU, MULS) and divide (DIVU, DIVS), are extended to handle 32-bit operands, producing a 64-bit result. For the 68000 processor, these instructions operate on 16-bit operands and produce 32-bit results. To obtain a 64-bit effective result with the 68000 processor, a software routine must be written and executed.

Cache Memory and the Concept of Tag Field

Both the 68020 and 68030 processors have an instruction cache on board, organized as 64 long words as discussed earlier. The 68030 processor has an additional data cache on board. The upper 24-bit address reference (A31-A8) for the instruction cache memory is called the **address tag.** The next 6-bit address reference (A7-A2) is called the **address index**, which selects one out of the 64 cache locations on board.

Each cache location has a **tag field**, in which tag information is stored, and an **instruction field**, in which information corresponding to the tag field is stored. If a memory reference is made, the stored tag is checked against the current tag for a hit. In the event of a hit, the information from the cache is read by the processor. In the event of a miss, the processor goes to the external memory, obtains the instruction, copies it into the cache memory, and executes it.

The 68000 and 68010 processors do not have cache memory capability; hence, the tag field concept does not apply to them.

The 68020 and 68030 Additional Signal Groups

The 68020 and 68030 processors have all the signal groups of the 68000 processor. In the 68020 and 68030, the data bus is extended to 32 bits compared to the 16-bit data bus of the 68000. The address bus is extended to 32 bits compared to the 24-bit effective address bus of the 68000. The control bus of the 68020 and 68030 processors is extended to include two data acknowledge signals ($\overline{DSACK0}$ and $\overline{DSACK1}$), size signals (SIZ0 and SIZ1), and bus interface signals (\overline{OCS} , \overline{ECS} , and \overline{RMC}).

In addition, the 68020 processor has a cache disable ($\overline{\text{CDIS}}$) input signal. The 68030 has four cache-related signals to handle the data and instruction cache on board. All of these additional resources increase the throughput of the 68020/30-based system.

Software Considerations for the 68020 and 68030 Processors

The assembly language programming techniques for the 68020 and 68030 processors are similar to those for the 68000. Due to additional and enhanced instructions, the efficiency of the software routines for the 68020 and 68030 processors can be increased. In case of loop-type operations, for example, instructions are copied into the cache memory, which further reduces the execution time of the program.

The following example problem deals with the software capabilities of the 68020 and 68030.

Example 11.4 68020/30-processor software.

Suppose a 68020/30-based system is used in a control system application with a software routine as shown in Figure 11.24.

- 1. Assuming the cache is disabled, analyze the software and specify the contents of the affected registers after the MULU and DIVU instructions.
- 2. Assume that the NOP instruction is replaced by the DBRA D3,AGAIN instruction. Consider the cache to be enabled. How many times is the AGAIN loop run? How many times is the code obtained from the cache memory?
- 3. Can the same software function on a 68000-based system?

Solution

1. Software and contents of the registers: The software initializes

 $A0 \Rightarrow$ \$00004000; $D0 \Rightarrow$ \$22224444; $D1 \Rightarrow$ \$00000000 $D2 \Rightarrow$ \$00000000; $D3 \Rightarrow$ \$\$0000200; $D4 \Rightarrow$ \$00000200

;68020	/30 based sof	tware	
	CHIP OPT	68080 A	
;initi ;AO is	alize registe memory point	suburred ers er for memory	
;indir ;DO is	the data reg	ng mode gister for multiply and divide	
START ;perfc ;multi ;divis ;all r	MOVEA.L MOVE.L CLR.L CLR.L MOVE.L MOVE.L orm long word plication is sion is unsign numbers are he	<pre>#\$00004000,A0 #\$22224444,D0 D1 ;clear D1 D2 ;clear D2 #\$00000200,D3 D3,D4 multiplication and division unsigned ned ex decimal</pre>	
ÀGAIN	MULU.L DIVU.L MOVE.L NOP JMP	#\$00000020,D1,D0 #\$00000100,D2,D0 D0,([0,A0,D3.W*4],0) START	

FIGURE 11.24 68020/30-based software for the control system application (Example 11.4).

The MULU.L #\$00000020,D1,D0 instruction multiplies the 32-bit contents of the D0 register with the 32-bit multiplier \$20, and puts the 64-bit result in the D1 and D0 pair as shown.

		D0 (before)		2	2	2	2	4	4	4	4
	\times	multiplier		0	0	0	0	0	0	2	0
lt		\$0000000	4	4	4	4	8	8	8	8	0

The upper 8-digit (32-bit) result is put in the D1 register and the lower 8-digit result is put in the D0 register. Thus, after the multiplication;

resu

$D1 \Rightarrow \$ \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 4$ $D0 \Rightarrow \$ \ 4 \ 4 \ 4 \ 8 \ 8 \ 8 \ 8 \ 0$

The DIVU.L #\$00000100,D2,D0 instruction divides the 64-bit operand contained in the D2 and D0 registers by the dividend \$00000100. The 32-bit quotient is put in the D0 register and the 32-bit remainder is put in the D2 register, as shown.

D2 and D0. (before)	\$00000000	4	4	4	8	8	8	8	0
divided by dividend	\$	0	0	0	0	0	1	0	0
quotient	\$	0	0	4	4	4	8	8	8
remainder	\$	0	0	0	0	0	0	8	0

Thus, after the division,

 $D0 \Rightarrow \$ 0 0 4 4 4 8 8 8$ $D2 \Rightarrow \$ 0 0 0 0 0 0 8 0$

- 2. DBRA D3,AGAIN instruction: When the NOP is replaced by the DBRA instruction, the software goes into the AGAIN loop until the D3 register is decremented to -1 (from its initial value of \$200). The code is obtained first from the external memory and is copied into the cache. Subsequently, the code is obtained from the cache. Thus, the AGAIN loop is run \$201 times and the code is obtained from the cache \$200 times.
- **3. 68000-based system:** The code will not function on the 68000 system, since the 32bit multiply and divide instructions and the memory indirect addressing modes of the software are not defined for the 68000 processor.

11.6 SUMMARY

In this chapter we introduced the 68020 and 68030 32-bit microprocessors with onboard cache memory. Both these processors are extensions of the earlier members of the 68000 family. Both have all the resources of the 68010 and 68012 processors. In addition, they have 32-bit address and 32-bit data buses. Both processors also have additional control lines to handle the coprocessor interface.

The 68020 and 68030 have a 4-gigabyte logical address space. They can transfer up to 32 bits of information in one bus cycle. The data bus can be dynamically sized to hold byte, word, or long-word data. This is accomplished by having two data acknowledge signals (DSACK0 and DSACK1) and two additional SIZ control signals.

The 68020 has an on-chip 256-byte instruction cache memory organized as 64 long words. The cache memory also contains 64 address tag fields consisting of address lines A31–A8. Whenever a program memory reference is made, the processor examines the address tag entries for a hit condition. In the event of a hit, the processor fetches the instructions from the internal cache. This enhances the overall throughput of the system. In the event of a miss, the processor obtains the instruction code from the external memory for execution and also copies it into the internal cache for subsequent use. A typical cache bus cycle corresponds to two clock cycles, compared to three clock cycles for the external bus cycle for the 68020 and 68030 processors. By contrast, the 68000 takes four clock cycles for a single bus cycle without any wait states.
For the 68020 and 68030 processors, instructions such as multiply and divide are extended to operate on 32-bit operands and provide a 64-bit result. These processors use an addressing scheme known as memory indirect addressing. In this scheme, any valid memory location can serve as a memory pointer. This greatly enhances the addressing capabilities of the 68020 and 68030. There are several variations of the memory indirect addressing scheme.

In our discussion of the bit-field instructions for the 68020 and 68030 processors, we explained how they are used to address bit fields of varying size and operate on them.

The 68030 processor is a further enhancement of the 68020 processor. The 68030 has an additional 256-byte data cache memory. To prevent the problem of stale data, whenever new data are written into the cache memory they are also written into the external memory. A speed advantage is realized when the data cache is used for obtaining source operands. The 68030 also has an on-chip memory management unit for implementing address translations and virtual memory schemes. This further increases the throughput.

The 68020 and 68030 are not pin compatible with one another. Separate hardware must be designed for each. However, they do have similar microcomputer configurations.

PROBLEMS

- 11.1 Indicate the contents of the system byte of the 68020 processor
 - (a) during power-up system reset;
 - (b) when the processor is servicing interrupt 5 in the supervisor mode;
 - (c) under the conditions of (b), when a bus error condition occurs.
- 11.2 Which stack pointer is used in the 68020
 - (a) when the processor is executing a reset system routine?
 - (b) when the processor is executing user programs?
- 11.3 State the conditions of the system byte
 - (a) when an interrupt 7 routine is being executed and there is a trace on each instruction;
 - (b) when a bus error routine is being executed with a trace on change of flow.
- **11.4** What is the functional difference between the ECS and OCS signals? Where are they used?
- 11.5 What should be the condition of the CDIS signal
 - (a) if the 68020 internal cache is to be disabled continuously?
 - (b) if the 68020 internal cache is to be disabled for instruction fetches above a certain address?

11.6 The 68020 has the memory map given in Figure 11.25. Specify the conditions of the DSACKx and SIZx signals and the data bus activity when the following instructions are executed individually:

(a) MOVE.L (A1),D1: A1 = \$0000FFFF; long word is \$1234AABB
 (b) ADD.L (A1),D1: A1 = \$0000FFFF; long word is \$1234AABB

(c) ADD.L D1,D2: D1 = \$1234AABB; D2 = \$FFFFFFF(d) MOVE.L D2,(A4): D2 = \$FFFFFFFFF; A4 = \$01010001

```
main memory (32-bit wide) ⇒$00000000 to $00FFFFF
system I/O (16-bit wide) ⇒$01000000 to $0100FFFF
(8-bit wide) ⇒$01010000 to $010103FF
```

FIGURE 11.25 Memory and I/O map (for Problem 11.6).

- **11.7** Repeat Problem 11.6, assuming that the instructions are executed in sequence, as a program.
- **11.8** If the VBR is loaded with \$00003000 as a part of a reset routine, specify where the autovectors are located for interrupts 6 and 2.
- **11.9** Consider the initial conditions given in Figure 11.26. Indicate the effective address and the data operand in each of the following individual operations:
 - (a) MOVE.W (08,A3,D1.L*8),D4
 - (b) MOVEP.L (08,A3,D1.L*4),D5

A0 = \$0000ABCD; $D0 = $ \$00000004;	\$00004800	0000
A1 = \$00000008; $D1 = $ \$00000200;	4802	4802
A2 = \$00003000; $D2 = $ \$0000F0F0;	4804	0000
A3 = \$00004000; $D3 = $ \$012A46AB;	4806	4806
	:	:
	\$0000A000	0000
	A002	A002
	:	:

FIGURE 11.26 Initial conditions (for Problem 11.9).

- **11.10** Use the initial conditions of Figure 11.26. Indicate the results of the following operations:
 - (a) ADD.L ([\$1800,A3],D1.W,\$0400),D2
 - (b) ADD.L ([\$1800,A3,D0.W*8],\$0A00),D0
- **11.11** Write appropriate instructions to move long-word contents from location \$00008000 to the D6 register using each of the following addressing modes and proper displacement values:
 - (a) $EA \Rightarrow (bd, A0, D0, W*8)$
 - **(b)** EA \Rightarrow ([\$6000,A3],D2.W,od)
- 11.12 Repeat Problem 11.11 using all possible addressing modes. Use A3 as the ARI register and D1 as the index register.

11.13 Consider the bit-field memory values given in Figure 11.27.

Specify the operation for each of the following, including the results of the operation and the contents of the XNZVC flags:

- (a) BFTST 4008{6:8}
- **(b)** BFCLR 4008{8:6}
- (c) BFSET 4008{8:6}

								bits		
	b0	b1	b2	b3	b4	b5	b6	b7	cement	displa
\$01	1	0	0	0	0	0	0	0	-16	
\$BC	0	0	1	1	1	1	0	1	-8	
\$D1	1	0	0	0	1	0	1	1	0	base address 4008 ⇒
\$15	1	0	1	0	1	0	0	0	+8	
\$79	1	0	0	1	1	1	1	0	+16	

FIGURE 11.27 Bit-field memory map (for Problem 11.13).

- **11.14** Using the bit map of Figure 11.27, specify the operation for each of the following, including the results of the operation and the contents of the XNZVC flags:
 - (a) BFCHG 4009{7:7}
 - (b) BFEXTU 4008{-16:22},D1
 - (c) BFEXTS 4008{-16:22},D1
- 11.15 Repeat Problem 11.14 for the following:
 - (a) BFINS $D4,4007\{12:12\}$; D4 = \$047689AB

Lo

- (**b**) BFFFO 4006{5:12},D5
- **11.16** Perform the following PACK and UNPK operations. Initially, D3 = x x x x 4 8 4 3; D4 = x x x x x x 2 1.
 - (a) PACK D3,D5,#\$0000
 - **(b)** PACK D3,D5,#\$1010
 - (c) UNPK D4,D5,#\$3030
- **11.17** D3 = \$ x x x 4 8 4 3; D4 = \$ x x x x x 2 1. Write a sequence of instructions, using PACK and UNPK, to pack the number in D3, convert it into an ASCII code, and place it in the D5 register.
- **11.18** Suppose it is required to clear an instruction cache entry at address \$0010004C for the 68020 processor. What are the contents of the CACR and CAAR registers?
- 11.19 What would happen if the CAAR and CACR were addressed in the user mode? Why?
- **11.20** The following interrupt routine is being run by the 68020 processor. A4 = \$0000A000. Assume a 32-bit memory port.

ор	MOVEP.L	(\$0400,A4),D4
	ADD.L	#\$00000200,D4
	BFTST	(A4){0:17}
	BNE	Loop
	RTE	

Consider the cache memory is disabled. Indicate the total number of bus cycles, including instruction prefetches, required to execute the preceding program.

- 11.21 Repeat Problem 11.20, assuming the cache memory is enabled.
- 11.22 Explain the concept of stale data. How does stale data affect system performance?
- 11.23 Suppose the program of Problem 11.20 is run on a 68030-based system with the instruction and the data cache units disabled. Compute the total number of bus cycles under the following conditions:
 - (a) asynchronous memory interface;
 - (b) synchronous memory interface.
- 11.24 Repeat Problem 11.23, assuming the instruction and data cache units are enabled.
- 11.25 List three areas in which the 68030 processor can outperform the 68020 processor.
- **11.26** In the software of Figure 11.24, what is the effective address of the operand in the MOVE.L D0,([0,A0,D3.W*4].0) operation?
- 11.27 What are the contents of the affected registers in Example 11.4 if the MULU and DIVU instructions are replaced by the MULS and DIVS instructions when the AGAIN loop is run the first time?

ENDNOTES

- 1. Motorola, Inc. MC68020 32-Bit Microprocessor User's Manual. Phoenix, AZ: Motorola Technical Operations, 1987.
- Motorola, Inc. MTT20 68020 Course Notes. Phoenix, AZ: Motorola Technical Operations, 1988.
- Motorola, Inc. MC68020 Technical Summary. Austin, TX: Motorola Microprocessor Group, 1984.
- 4. Miller, M.A. "MC68020 32-Bit Processor." Chap. 11 in *The 68000 Microprocessor: Architecture, Programming, and Applications*. Columbus, OH: Merrill, 1988.
- 5. MacGregor, D.; Mothersole, D.; and Moyer, B. "The Motorola 68020." *IEEE Micro* 4(4):101-118.
- 6. Beims, B. Multiprocessing Capabilities of the 68020 32-Bit Microprocessor. App. Note #AR 220. Austin, TX: Motorola Microprocessor Group, 1984.
- 7. Motorola, Inc. MC68030 32-Bit Microprocessor User's Manual. Phoenix, AZ: Motorola Technical Operations, 1988.
- Motorola, Inc. MC68030 Technical Summary. Austin, TX: Motorola Microprocessor Group, 1986.
- 9. Motorola, Inc. *Performance Report: 68020 and 68030 32-Bit Microprocessors*. App. Note #BR 705/D. Phoenix, AZ: Motorola Technical Operations, 1988.

APPENDIX



Number Systems: Binary and BCD Operations

The digital field deals with the binary number system in which any number is expressed to the base 2 as a string of binary ones and zeros. The most popular number system is the decimal system, in which any number is expressed to the base 10. The binary numbers can be further expressed in the form of hex codes.

BINARY AND HEX NUMBER SYSTEMS

A binary number is expressed as a collection of 1s and 0s. Each digit to the left is multiplied by the corresponding power of two. The addition of these values results in the appropriate value for the number string.

MSB: Most Significant Bit LSB: Least Significant Bit

Conversion from Binary to Decimal and Hex Decimal Systems

bit position	7	6	5	4	3	2	1	0	
(MSB)	Ò	Ò	1	1	1	Q	1	1	(LSB)
binary value			25	24	2 ³		2 ¹	2 ⁰	
	Ó	Ó	32	16	8	Ò	2	i	\Rightarrow 59 decimal

Expressing larger binary strings can be very tedious. Four binary bits are grouped together to form a hex (or hexadecimal) code or a BCD (binary coded decimal) as

Decimal		Binary	Number		Hoy Number	BCD Number Code	
Number	b ₃	b ₂	b ₁	b ₀	Code		
0	0	0	0	0	0	0	
1	0	0	0	1	1	1	
2	0	0	1	0	2	2	
3	0	0	1	1	3	3	
4	0	1	0	0	4	4	
5	0	1	0	1	5	5	
6	0	1	1	0	6	6	
7	0	1	1	1	7	7	
8	1	0	0	0	8	8	
9	1	0	0	1	9	9	
10	1	0	1	0	А	Х	
11	1	0	1	1	В	Х	
12	1	1	0	0	С	Х	
13	1	1	0	1	D	Х	
14	1	1	1	0	E	X	
15	1	1	1	1	F	Х	

TABLE A.1 Decimal, Binary, Hex, and BCD Number Systems

X => invalid code.

shown in Table A.1. The hex code goes from 0 to F for decimal numbers 0 to 15. The BCD code is valid for decimal numbers 0 to 9, as shown.

Binary number

is equivalent to hex decimal value 3B, as shown. We will use a dollar sign (\$) to represent the hex numbers.

Conversion from Decimal to Hex Decimal and Binary Systems By successively dividing the decimal number by the descending powers of 16, it is possible to obtain the hex decimal number as shown.

$$16 59 \qquad \$3 \text{ (quotient)} \\ \frac{48}{11} \Rightarrow \$B \text{ (remainder)}$$

Decimal value 59 is equal to.\$3B. Converting \$3B to the binary number is relatively easy and is given by

 $3B \Rightarrow 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1$

Binary and Hex Decimal Arithmetic Operations The binary and hex addition and subtraction operations are similar to decimal operations involving carry and borrow concepts. In the binary arithmetic operations, the following identities are used:

> 0 + 0 = 0; 0 + 1 = 1; 1 + 0 = 1; 1 + 1 = 0 with carry; 0 - 0 = 0; 0 - 1 = 1 with borrow; 1 - 0 = 1; 1 - 1 = 0.

In hex decimal arithmetic, when the sum of addition exceeds a value of 16, carry to the next higher hex digit results. Similarly, borrow from the next higher hex digit results in the case of subtraction. The value of borrow to the lower digit equals 16.

Examples

Addition of \$FB and \$3A using the hex and binary arithmetic:

Subtraction of \$3A from \$2B using the hex and binary arithmetic:

Multiplication of \$3A by \$03 using the hex and binary arithmetic:

 $\begin{array}{c} \$ 3 A \Rightarrow 0 0 1 1 1 0 1 0 \\ \$ 3 \Rightarrow 0 0 1 1 1 0 1 0 \\ \$ A E & 0 0 1 1 1 0 1 0 \\ \hline 0 0 1 1 1 0 1 0 \\ \hline 0 0 1 0 1 0 1 1 1 0 \\ \hline 0 1 0 1 0 1 0 1 1 1 0 \end{array}$

Binary multiplication involves successive left-shift and addition operations, as shown. Hex multiplication is similar to decimal multiplication and is simpler than binary multiplication. The hex division operation is similar to decimal division and is left to the reader to practice.



i Cately

Subreaction of 1A read SOB miling is here it Simony sufficiency and A -

ATTAIN STATE ALL THE REP. DI OLO CA ALL DI LOCUMUL HUMBERS DIO 12. THE BUT CONTRACTOR CONTRACTOR DI CONTRACTOR DI

Convorsion but Poeling (110) of national Binary Systems By succession in the second but the seco

Binary nailaplication involves successive to what and addition operation operation is shown. Here multiplication is simple to deep nat putpplication and a simple of deep nation is simple to the nultiplication. The liex division operation is simple to deep not putplicate on the liex division operation is simple to the deep need of the liex division and a left to the number to predict to the number of the liex division operation.

APPENDIX

B

68000/10/12 Instruction Set and Condition Codes

Reprinted by permission of Motorola, Inc.

CS
A
H
0
F
S
Z
0
E
2
Ë
S
2

B.1 INTRODUCTION

This appendix contains detailed information about each instruction in the M68000 instruction set. They are arranged in alphabetical order with the mnemonic heading set in large bold type for easy reference.

B.2 ADDRESSING CATEGORIES

Effective address modes may be categorized by the ways in which they may be used. The following classifications will be used in the instruction definitions.

- If an effective address mode may be used to refer to memory If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode. Memory Data
- operands, it is considered a memory addressing effective address mode.
- If an effective address mode may be used to refer to alterable writeable) operands, it is considered an alterable addressing effective address mode. Alterable
- If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode. Control

B.4 OPERATION DESCRIPTION DEFINITIONS

The following definitions are used for the operation description in the details of the instruction set.

ł **OPERANDS:**

An

- address register
 - data register
- any data or address register
 - program counter 1
 - status register 1

- condition codes (lower order byte of status register) ł
 - supervisor stack pointer user stack pointer
- active stack pointer (equivalent to A7) J.
- extend operand (from condition codes)
 - negative condition code 1
 - zero condition code I
- overflow condition code
- carry condition code

mmediate Data

- immediate data from the instruction I
 - address displacement
 - source contents
- destination contents

Destination Source Vector

98

- ocation of exception vector
 - any valid effective address

SUBFIELDS AND QUALIFIERS:

< bit> of < operand > < operand > 10 < operand >)

- (< address register >) < address register>) + <address register>) *xxx or #<data>

operand register points to the memory location of the instruche register indirect operator which indicates that the tion operand.

the operand is binary coded decimal; operations are to be per-

formed in decimal.

the contents of the referenced location

selects a single bit of the operand

mmediate data located with the instruction is the operand.

ABCD		d along with the extend lition is performed using dressed in two different ed in the data registers e predecrement address- struction.	se. Twise.	before the start of upon completion of	2 1 0 Register Ry	ment addressing mode
ABCD Add Decimal with Extend	peration: Source10 + Destination10 + $X \rightarrow$ Destination	<pre>seembler ABCD Dy,Dx yntax: ABCD -(Ay), -(Ax) tributes: Size =(Byte) escription: Add the source operand to the destination operan escription: Add the source operand to the destination operan escription: Add the source operand to the operands may be add binary coded decimal arithmetic. The operands may be add ways: . Data register to data register: The operands are contain ways: . Data register to data register: The operands are contain ways: . Amemory: The operands are addressed with the ing mode using the address registers specified in the in This operation is a byte operation only. condition Codes: x x x</pre>	 N Undefined. Z Cleared if the result is non-zero. Unchanged otherwi V Undefined. C Set if a carry (decimal) was generated. Cleared othe X Set the same as the carry bit. 	NOTE Normally the Z condition code bit is set via programming an operation. This allows successful tests for zero results u multiple-precision operations.	Is ruction Format: 11 10 8 7 6 5 4 3 15 14 13 12 11 10 8 7 6 5 4 3 15 14 13 12 11 10 8 7 6 5 4 3 1 1 0 0 0 1 1 0 0 0 0 RM	nstruction Fields: Register RX field — Specifies the destination register: If R/M = 0, specifies a data register for the predecre RM field — Specifies an address register for the predecre RM field — Specifies the operand addressing mode: 0 — The operation is data register to data register 1 — The operation is memory to memory Register RY field — Specifies the source register: If R/M = 0, specifies a data register for the predecre If R/M = 1, specifies an address register for the predecre
Defendations: Operations are grouped into binary, unary, and other.	Binary—These operations are written < operand> < op> < operand> where < op> is one of the following:	<pre>the left operand is moved to the right operand the two operands are exchanged the two operands are exchanged the operands are exchanged the operands are multiplied the operands are multiplied the operands are logically ANDed the operands are logically ANDed the operands are logically ORed the operands are logically ORed the operands are logically ORed the operands are logically ORed the operand is exclusively ORed the operand is extlusively ORed the operand is extlusively ORed the operand is extlusively Ored the operand is extlusively or right operand the left operand is shifted or rotated by the number of positions specified by the right operand the right operand</pre>	unary:	Other: TRAP) equivalent to SSP-2-SSP; Format/Offset Word–(SSP); SSP-4–SSP; PC-(SSP); SSP-2-SSP; SR-(SSP); (vector)–PC STOP enter the stopped state, waiting for interrupts	If <condition> then <operations> else <operations>. The condition is tested. If true, the operations after the "then" are performed. If the condition is false and the optional "else" clause is present, the operations after the "else" are performed. If the condi- tion is false and the optional "else" clause is absent, the instruction performs no operation.</operations></operations></condition>	; Semicolon is used to separate operations and terminate the if/then/else operation. It

ADD

Add

Source + Destination -- Destination **Operation:**

ADD <ea>,Dn ADD Dn, < ea> Assembler Syntax: Size = (Byte, Word, Long) Attributes:

and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The mode of the instruction indicates which Description: Add the source operand to the destination operand using binary addition, operand is the source and which is the destination as well as the operand size.

Condition Codes:

ο * > * N * z ×

- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
- Set if an overflow is generated. Cleared otherwise. ZNOX
 - Set if a carry is generated. Cleared otherwise. Set the same as the carry bit.

The condition codes are not affected when the destination is an address register.

	0	ter			g modes are
	2 1	Address Regis			dressing
	3	ective	ers.		de: Fad
	4	Mode	regist		the al
	2		ata	<u>^</u>	ind,
	8		ht d	< Dr 6	ddre
	2	-Mod	eig	511	88 a(
	80	ď	of the	perati < Dn> < ea>	sourc
	60		any	0++	Dete in a
	10	Register Dn	offies a	< ea> < Dn	Id - I
	÷		bed	9 00	Fie spec wn:
	12	-	1	100 I	ess on : sho
ormal	13	0	field	/ord	Addr locati d as
Ľ	14	+	n Fi ster	s s c ·	tive the owe
ictio	15	-	ictio legis	By 600	ffec I. If 1 all
Instru			Instru	,	Шю

ADD ADD

Addr. Mode

5

An * (An)

Add

Addr. Mode	(XXX).W	(XXX).L	# <data></data>			(d16,PC)	(dg,PC,Xn)
Register	reg. number:Dn	reg. number:An	reg. number:An	reg. number:An	reg. number:An	reg. number:An	reg. number:An

"Word and Long only.

dg, An, Xn) (An) + - (An) (d16,An)

b. If the location specified is a destination operand, then only alterable memory addressing modes are allowed as shown:

Register	1	1	reg. number: An	reg. number: An	reg. number:An	reg. number:An	reg. number:An
Mode	ł	1	010	011	100	101	110
Addr. Mode	Dn	An	(An)	(An) +	- (An)	(d16.An)	(d8,An,Xn)

Mode Register	111 000	111 001	1		1
Addr. Mode	W.(XXX)	(XXX).L	# < data >		(d16,PC)

Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.

2. ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

oo0 8

10

ADDX Add Extended ADDX	Operation: Source + Destination + $X \rightarrow$ Destination	Assembler ADDX Dy,Dx Syntax: ADDX -(Ay),-(Ax)	Attributes: 💲 Size = (Byte, Word, Long)	Description: Add the source operand to the destination operand along with the extend bit and store the result in the destination location. The operands may be addressed in two dif- ferent ways: 1. Data reclister to data register: the operands are contained in data registers	specified in the instruction. 2. Memory to memory: the operands are addressed with the predecrement address-	ing mode using the address registers specified in the instruction. The size of the operation may be specified to be byte, word, or long.	Condition Codes:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
ADDA				er, and store the filed to be word or he operation size.		0	er	his is always the long operand and all 32 bits. essing modes are on 010 011	
				ess registe ty be speci rdiess of th		2	ive Address Regist	agisters. Ti nded to a l iter using a 111 111 111 111 111	
				ation addr eration ma used rega		5 4 3	Effecti Mode	address re eration: s sign-exte s sign-exte ce operanc (xxx),W (xxx),W (xxx),U (da,PC) (da,PC,Xn)	
Address	tination			the destin e of the op register is		7 6	p-Mode	of the eight operand is the source adding the source adding the source adding	
Add	ion → Dest		(6	perand to ter. The size	.pe	හ ත	ter	es any of es the size he source performed - Specifie; <u>a numberan</u> <u>a numberan</u> <u>a numberan</u> <u>a numberan</u> <u>a numberan</u>	
	+ Destinat	< ea>, An	Word, Lon	e source o ress regist destinatio	Vot affecte	2 11 10	Regis	- Specific - Specific peration. T aration. Sesting nown: - nown: - no	
	Source	ADDA	Size = (Add the the add e entire	odes:	Format:	0	Fields: in field - de field - - word o - word o to a s wed as s	
DDA	eration:	sembler ntax:	tributes:	scription: result ir long. Th	Indition C	struction	-	struction degist op-Mo 011- Effecti allov Dn Dn (An)+(An)+ (An)+(An)+(An)+(An)+(An)+(An)+(An)+(An)+	

Reprinted by permission of Motorola, Inc.

ADDX

AND		ation operand and store the result in on may be specified to be byte, word, lay not be used as an operand.	ult is set. Cleared otherwise. ise.	5 4 3 2 1 0 Effective Address Mode Register	ta registers. ing mode: i then only data addressing modes
AND Logical	SourceADestination → Destination AND < ea>,Dn AND Dn, < ea> Size = (Byte, Word, Long)	 a.: AND the source operand to the destination location. The size of the operation. b. The contents of an address register m a z v c v z v c 	Set if the most significant bit of the res Set if the result is zero. Cleared otherwi Always cleared. Always cleared. Not affected.	Format: 1 1 0 0 Pn 1 0 0 Pn	 Fleids: Fleids: er field Specifies any of the eight dat defield Word Long Operation On 010 (< ca>)A(< Dn>)→ Dn 101 110 (< CDn>)A(< ca>)→ ea int 110 (< CDn>)A(< ca>)→ ea dedress intermines adress e location specified is a source operand allowed as shown:
AND	Operation: Assembler Syntax: Attributes:	Description the de or lon Condition	ZN>OX	Instruction 15	Instruction Regist Op-Mc Byte Byte 000 100 100 Effect If th are
ADDX	ment addressing mode.	ment addressing mode.			
Add Extended	Id — Specifies the destination register: pecifies a data register. pecifies an address register for the predecre pecifies the size of the operation: eration.	eration. ecrifies the operand address mode: ation is data register to data register. ation is memory to memory. id — Specifies the source register: becifies a data register. becifies an address register for the predecre			
ADDX	Instruction Fields: Register Rx fie If R/M = 0, si If R/M = 1, si Size field — 5i 00 — byte opt 01 — word op	10—long op RVM field — St 0—The oper 1—The oper Register Ry fie If R/M = 0, st If R/M = 1, st			

Addr. Mode Addr. Mode Addr. Mode Addr. Mode Register Image: Comparison of the state of the	Dependion: Immediate I Assembler ANDI # < dat Assembler ANDI # < dat Attributes: Size = (Byte, Immediate I Attributes: Size = (Byte, Immediate I Assembler ANDI # < dat Assembler Size = (Byte, Immediate I Assembler ANDI # < dat Assembler Size = (Byte, Immediate I Assemption: AND the Immediate I Assemption: AND the immediate I Assemption: Assemption I ocation Astruction Format: Astruction I ocation <	lata∧Destination → De (a >, < ea > Word, Long) word, Long) mediate data to the de on. The size of the ope he immediate data ma the immediate data ma the immediate data ma d.	estination estination opera eration may be s atches the oper		
Dn 000 reg. number.An (xex)(u 111 000 (An) 010 reg. number.An (xex)(u 111 000 (An) 011 reg. number.An (xex)(u 111 100 (An) 010 reg. number.An (xex)(u 111 000 (An) 010 reg. number.An (xex)(u 111 000 (An) 100 reg. number.An (a(a, Pc)) 111 010 (An) 100 reg. number.An (a(a, Pc)) 111 010 (An) 100 reg. number.An (a(a, Pc)) 111 010 (An) 010 reg. number.An (a(a, Pc)) 111 010 (An) 010 reg. number.An (a(a, Pc)) 111 010 (An) -(An) 010 reg. number.An (a(a, Pc)) (a(a, Pc)) (An) -(An) 010 reg. number.An (a(a, Pc)) (a(a, Pc)) (An) -(An) 010 reg. number.An (a(a, Pc)) (a(a, Pc)) (An) -(An) 101 reg. number.An (a(a, Pc)) (a(a, Pc)) (An) -(An) 101 reg. number.An (a(a, Pc))	Assembler Syntax: ANDI # <dai Attributes: Size = (Byte, Description: AND the imi the destination locati or long. The size of the condition Codes: X N 2 V C Always cleared. X Not affected. Maturction Format: 15 14 13 12 11</dai 	ata a costination - or Word, Long) Word, Long) nediate data to the de on. The size of the ope he immediate data ma he immediate data ma the isonificant bit of the t is zero. Cleared oth d.	estimation opera		
$\frac{An}{(An) + 01} = \frac{An}{010} = \frac{An}{eg}$ $\frac{An}{(An) + 010} = \frac{An}{eg}$ $\frac{An}{(An) + 011} = \frac{An}{eg}$ $\frac{An}{(An) + An} = \frac{An}{(An) + An} = An$	<pre>Assembler syntax: ANDI # < dat Attributes: Size = (Byte, Attributes: Size = (Byte, Description: AND the imm the destination locati or long. The size of to condition Codes:</pre>	a>, <ea> Word, Long) Word, Long) nediate data to the de on. The size of the ope he immediate data ma the immediate data ma the immediate data ma the immediate data ma data data data ma the immediate data ma data data data data data data data dat</ea>	stination opera eration may be s atches the oper		
(An) 010 reg. number/An * <deta> 111 100 % -(An) 101 reg. number/An #<deta> 111 100 % -(An) 101 reg. number/An #<deta> 111 100 % (de.An) 101 reg. number/An #<deta> 111 000 % (de.An) 101 reg. number/An #<deta> 111 010 % (de.An) 100 reg. number/An #<deta> 111 010 % (de.An) 100 reg. number/An #<deta> 111 010 % Addr. Mode Mode Mode Mode Mode Mode Addr. Mode Mode Mode Mode Mode Mode (de.An) 010 reg. number/An (de.An) 111 000 (de.An) 010 reg. number/An (de.An) (de.An) 000 (de.An) 100 reg. number/An (de.An) (de.An) 000 (de.An) 100 reg. number/An (de.An) (de.An) 000 (de.An) (de.An) (de.An) (de.An) (de.An) 000 (de.An) (de.An) (de.An) (de.An) (de.An) (de.An)</deta></deta></deta></deta></deta></deta></deta>	yntax:: ANDI # <da yntax:: ANDI #<da httributes: Size = (Byte, bescription: AND the im bescription: AND the im bescription: AND the im the destination location or long. The size of t condition Codes: x N z v c - 1 + 1 + 0 0 0 N Set if the mos C Always cleared C Always cleared X Not affected. matruction Format: 15 14 13 12 11</da </da 	a>, <ea> Word, Long) werd, Long) nedlate data to the de on. The size of the ope he immediate data ma the immediate data ma the immediate data ma the immediate data ma difficant bit of the the difficant bit of the difficant bit of the</ea>	sstination opera eration may be s atches the oper		
Image: control with the interval interva	Withbutes: Size = (Byte, Authorn and Attributes: Size = (Byte, Description: AND the important of long. The size of the destination location or long. The size of the destination for the most x is a size of the destination of the destinat	a>, <ea> Word, Long) Word, Long) nediate data to the de on. The size of the ope he immediate data ma he immediate data ma the iszero. Cleared oth the iszero. Cleared oth d.</ea>	stination opera gration may be s atches the oper		
Image: contract in the initial inito initia initial initial initia initia initia initia initia initia	Attributes: Size = (Byte, Description: AND the imi- the destination location or long. The size of the condition Codes: $\begin{array}{c c c c c c c c c c c c c c c c c c c $	Word, Long) hediate data to the de on. The size of the ope he immediate data ma he immediate data ma the istration to the the significant bit of the the d.	stination opera sration may be s atches the oper		
If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown: If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown: If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown: Destination operand then only alterable memory addressing memory addressing modes are allowed as shown: Destination operand then only alterable memory addressing memory addressing modes are allowed as shown: Destination operand then only alterable memory addressing memory addressing memory addressing modes are allowed as shown: Destination operand then only alterable memory addressing memory addressing modes are allowed as shown: Destination operand then only alterable memory addressing memory addresing memory addressing memory addressing memory addressin	 Annotation: Juse = (byte, presenting the destination location for any or long. The size of the destination codes: Condition Codes: X a size of the result of th	word, cong) nediate data to the de on. The size of the ope he immediate data ma he immediate data ma the immed	sstination opera sration may be s atches the open		
If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown: Destination operand then only alterable memory If the location specified is a destination operand then only alterable memory Total addressing modes are allowed as shown: Cor If the location specified is a destination operand then only alterable memory Mode Mode Mode Cor If the location specified is a destination operand then only alterable memory Mode Mode Mode Cor If the location specified is a destination is a data register, then it cannot be specified by using the destination real mode, but must use the destination for add sufficient is immediate data Most assembler a intomet. Destination real mode Instimuted and mode astimation for mode is intomet.	Pescription: AND the imited destination location of the destination location or long. The size of the destination Condition Codes: x N z v c Condition Codes: x N z v c X N Z Set if the most cleared v X N z v c X N Set if the result of the result	nediate data to the de on. The size of the ope he immediate data ma t significant bit of the t is zero. Cleared oth d.	istination opera sration may be s atches the open		
addressing modes are allowed as shown: definition of the second second in the second in	Condition Codes: X N Z V C A N Set if the mos X Set if the mos X Always cleared X Not affected. mstruction Format:	L t significant bit of the tt is zero. Cleared oth d.		ind and sto specified to ation size.	re the be by
Addr. Mode Mode Register Dn	N Set if the mos N Set if the mos N Set if the mos Z Set if the resu V Always clearer C Always clearer X Not affected. matruction Format:	t significant bit of the the tis zero. Cleared othe d.			
Addr. Mode Register An - - An - - An - - (An) 010 reg. number/An (An) 010 reg. number/An (An) 101 reg. number/An (An) 101 reg. number/An (dig.An) 101 reg. number/An (dig.PC) - -	N Set if the result the result of the result of the result of Always cleared. C Always cleared. C Always cleared. X Not affected.	t significant bit of the t is zero. Cleared oth d.			
Dn - - (xx),W 111 000 Ain 010 reg. number.Ain (xx),L 111 001 Ain 011 reg. number.Ain (xx),L 111 001 (Ain) 011 reg. number.Ain (xx),L 111 001 (Ain) 101 reg. number.Ain (xx),L 111 001 (Ain) 101 reg. number.Ain (dig.PC) - - (dig.Ain) 110 reg. number.Ain (dig.PC,Xi) - - Notes: 1. If the destination is a data register, then it cannot be specified by using the destination Inside destination for mode instead. 2. AND Is used when the source is immediate data Most assemblance automati.	N Set if the mos Z Set if the resu V Always clearer C Always clearer X Not affected. X Not affected. Instruction Format:	L t significant bit of the It is zero. Cleared oth d.			
An - - (xxx)L 111 001 (An) 010 reg. number:An (xxx)L 111 001 (An) 010 reg. number:An (x <data> - - -(An) 100 reg. number:An (d16,PC) - - - (d6,An) 110 reg. number:An (d16,PC) - - - (d6,An,Xi) 110 reg. number:An (d16,PC) - - - (d6,An,Xii) 110 reg. number:An (d16,PC) - - - (d6,An,Xiii) 110 reg. number:An (d16,PC) - - - (d6,An,Xiii) 110 reg. number:An (d16,PC) - - - - (d6,An,Xiii) 110 reg. number:An (d16,PC) - - - - - - - - - - - - - - - - - - <</data>	N Set if the mos Z Set if the resu V Always clearer C Always clearer X Not affected. nstruction Format:	t significant bit of the It is zero. Cleared oth d.			
(An) 010 reg. number/An (An) 011 reg. number/An -(An) 101 reg. number/An -(An) 101 reg. number/An (dig.An) 101 reg. number/An (dig.PC) - - (dig.PC) - - (dig.PC) - - (dig.ND) reg odd at register, then it cannot be specified by using the destination for seach where a standard. 2. AND is used when the source is immediate data most assemblers a number.	N Set if the mos 2 Set if the resu V Always clearer C Always clearer X Not affected. nstruction Format:	t significant bit of the it is zero. Cleared othe d. d.			
(An) + 01 reg. number/An -(An) 100 reg. number/An (dig,An) 100 reg. number/An (dig,An) 110 reg. number/An (dig,PC) - - (dig,PC) - - (dig,BC) - -<	Z Set if the resu V Always clearer C Always clearer X Not affected. Instruction Format:	It is zero. Cleared othe d. d.	result is set. C	leared othe	erwise
-(Am) 100 reg. number:An (dig,Am) 101 reg. number:An (dig,Am,Xn) 110 reg. number:An (dig,Pc) - - (dis,Am) 110 reg. number:An (dis,Pc) - - (dis,Pc) - (dis,Pc) - <t< td=""><td>V Always clearer C Always clearer X Not affected. nstruction Format:</td><td>ri p</td><td>erwise</td><td></td><td></td></t<>	V Always clearer C Always clearer X Not affected. nstruction Format:	ri p	erwise		
Ide.Ani 101 reg. number.An Ide.Aci 101 reg. number.An (dg.An.Xn) 110 reg. number.An (dr.e.PC) - - - (dg.An.Xn) 110 reg. number.An (dr.e.PC) - - - - Notes: 1. If the destination is a data register, then it cannot be specified by using the destination < ea> mode, but must use the destination Dn mode instead. Inst 2. AND Is used when the source is immediate data Most assemblers automati. 2. AND Is used when the source is immediate data most assemblers automati. Inst	X Not affected. X Not affected. nstruction Format:	·			
(de, An, Xn) 110 reg. number.An (de, PC, Xn) - Notes: 1. If the destination is a data register, then it cannot be specified by using the destination C ea> mode, but must use the destination D mode instead. Inst 2. AND is used when the source is immediate data Anost assemblance automati.	X Not affected. X Not affected. nstruction Format: 15 14 13 12 11	ч.			
Notes: 1. If the destination is a data register, then it cannot be specified by using the inst destination < ea> mode, but must use the destination Dn mode instead. 2. AND is used when the source is immediate data Most assemblance automati.	X Not affected. nstruction Format: 15 14 13 12 11				
Notes: 1. If the destination is a data register, then it cannot be specified by using the inst destination < ea> mode, but must use the destination Dn mode instead. 2. ANDI is used when the source is immediate data Most assemblers automat.	nstruction Format: 15 14 13 12 11				
Ist	nstruction Fields: Size field – Specifie 00-byte operation 01-word operation 10-long operation Effective Address fie addressing modes	s the size of the opera d — Specifies the de: are allowed as shown	ation: stination operal :	nd. Only da	ata alt
	Addr. Mode Mode	Register	Addr. Mode	Mode	Reni
	Dn 000	reg. number:Dn	(xxx).W	111	8
	An –	1	(XXX).L	111	8
	(An) 010	reg. number:An	#>data>	1	
	(An) + 011	reg. number:An			
	- (An) 100	reg. number:An			
	(d16,An) 101	reg. number: An	(d16,PC)		1
	(dg,An,Xn) 110	reg. number:An	(dg,PC,Xn)		1

.<u>5</u> –

Register to SR		ntents of the status register and	ro. Unchanged otherwise. ro. Unchanged otherwise. ro. Unchanged otherwise. ro. Unchanged otherwise. ro. Unchanged otherwise.
AND immediate to the Status (Privileged Instruction	If supervisor state then Source A SR → SR else TRAP;	ANDI # <data>,SR Size = (Word) AND the immediate operand with the co store the result in the status register. A affected.</data>	des: 2 v c 1 · · · · · 1 · · · · · 1 · · ·
ANDI to SR	Operation: Assembler	Syntax: Attributes: Description:	
ANDI to CCR		s and store the result	ed otherwise. ed otherwise. ed otherwise. ed otherwise. ed otherwise.
AND Immediate to Condition Codes	CCR - CCR data > ,CCR	te) immediate operand with the condition code: te of the status register. c	11 10 11 10 11 10 11 <
ANDI to CCR	Operation: Source A Assembler Syntax: ANDI #<	Attributes: Size = (By Description: AND the i in the low-order by Condition Codes: x n z v	N Cleared if bi Z Cleared if bi C Cleared if bi C Cleared if bi C Cleared if bi C Cleared if bi 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 13 1
			Reprinted by permission of Motorola, In

ASL,	ASR Arithmétic Shift	ASL, ASR	ASL, ASR	Arithmetic Shift	ASL, ASR
Operation:	Destination Shifted by < count > → Destination		Condition Codes: x N Z V X + + + + + + + +		
Assembler Syntax:	Asd Dx,Dy Asd # <data>,Dy Asd <ea> where d is direction, L or R</ea></data>		N Set if the most signif Z Set if the result is ze V Set if the most signif	icant bit of the result is set. Clea ro. Cleared otherwise. icant bit is changed at any time	ared otherwise. during the shift opera-
Attributes:	Size = (Byte, Word, Long)		tion. Cleared otherwi C Set according to the	se. last bit shifted out of the opera	ind. Cleared for a shift
Description: specifie count fr 1. Imme 2. Regis (shift The size memory	Arithmetically shift the bits of the operand in t dd. The carry bit receives the last bit shifted out of t or the shifting of a register may be specified in two d dlate: the shift count is specified in the instruction (i then: the shift count is contained in a data register spec count is modulo 64). The operation may be specified to be byte, word, of may be shifted one bit only, and the operand size is	the direction (L or R) the operand. The shift lifferent ways: shift range, 1-8). cified in the instruction or long. The content of restricted to a word.	X Set according to the count of zero. count of zero. count of zero. 16 1 1 1 0 70 Count 1 1 1 0 70 Count 1 1 1 0 800160	ast bit shifted out of the operand tts): 8 7 8 5 4 3 2 dr size <i>ur</i> 0 0	I. Unaffected for a shift 2 1 0 Register
For AS count. I zeroes ASL ASL For ASI count. I the sign	L, the operand is shifted left; the number of positio Bits shifted out of the high order bit go to both the car are shifted into the low order bit. The overflow bit s occur during the shift. C	ans shifted is the shift indicates if any sign on shifted is the shift ry and the extend bits;	Instruction Fields (Register Shift Count/Register field – Spe fount/Register field – Spe if i/r = 0, the shift count if if i/r = 1, the shift count if in this field. dr field – Specifies the dr 0-shift right. Size field – Specifies the s 00-byte operation. if field – if i/r = 0, specifies immed if i/r = 1, specifies immed if i/r = 1, specifies immed if i/r = 1, specifies immed	(s): cifies shift count or register when cifies shift count or register when s specified in this field. The value respectively. nodulo 64) is contained in the da action of the shift: ize of the operation: ize of the operation: ize shift count. a data register whose content is the adata register whose content is the adata register whose content is th	re count is located: as 0, 1-7 represent a ta register specified to be shifted.

Reprinted by permission of Motorola, Inc.

BCHG

Test a Bill and Change

-- (< bit number> of Destination) → < bit number> of Destination

~(<bit number> of Destination) → Z;

Operation:

BCHG BCHG

Test a Bill and Change

BCHG

Mode Register	111 000	111 001	1			
Addr. Mode	W.(xxx)	(xxx).L	# < data >		(d16,PC)	1-2 00 11

reg. number:Dn reg. number:An reg. number:An

010 8

100 101 110

- (An) (An) An

Register

Mode

Addr. Mode

Dn *

Long only; all others are byte only.

is reflected in the Z condition code. After the test, the state of the specified bit is

Description: A bit in the destination operand is tested and the state of the specified bit

location is the destination, a byte is read from that location, the bit operation is perchanged in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory formed using the bit number, modulo 8, and the byte is written back to the location. In all cases, bit zero refers to the least significant bit. The bit number for this operaRegister — the bit number is contained in a data register specified in the instruc-

1. Immediate - the bit number is specified in a second word of the instruction.

tion may be specified in two different ways:

(dg,An,Xn) (d16,An) (An) +

reg. number:An reg. number:An

reg. number:An

instruction Format (Bit Number Static, specified as immediate data):

Г		-	
	vddress	Register	
,	ffective A	e	Vumber
-	Eff	Mod	Bith
2			
P		-	
-		÷	
0		0	0
Ð		0	0
2		0	0
F		-	0
12		0	0
13		0	0
4		0	0
15		0	0

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

8 00

Mode

Addr. Mode

(xxx).L #<data> W.(xxx)

I

(d16,PC) (dg, PC, Xn)

1	_		-1	_	_	_	1	-	
	Register	reg. number:Dn	l	reg. number:An					
	Mode	000	1	010	011	100	101	110	and hide only
	Addr. Mode	Dn*	An	(An)	(An) +	– (An)	(d16,An)	(dg,An,Xn)	and all all all all all all all all all al

1		
5		
2		
5		
2		
2		
2		
5		
5		
3		
2		
E		
2		
70		

0

s

9

--

σ Register 9 ũ

11

12 0

0

0

instruction Format (Bit Number Dynamic specified by a register):

Set if the bit tested is zero. Cleared otherwise.

Not affected. Not affected. Not affected. Not affected

z

>U×

ο

Condition Codes: NZ

tion.

1

*

I

I

Register

Mode

0

Bit Number field — Specifies the bit number.

Instruction Fields (Bit Number Dynamic):

Register field — Specifies the data register whose content is the bit number. Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Reprinted by permission	of	Motorola,	Inc.
-------------------------	----	-----------	------

BCHG #<data>,<ea>

BCHG Dn, < ea>

Assembler

Syntax:

Size = (Byte, Long)

Attributes: •

BCLR

Fest a Bit and Clear

~ (<bit number> of Destination) → Z: 0→

<b **Operation:**

BCLR #< data>,< ea> BCLR Dn, <ea> Assembler Syntax:

Size = (Byte, Long) Attributes:

Description: A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. After the test, the specified bit is cleared in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destimation, a byte is read from that location, the bit operation performed using the bit number, modulo 8, and the byte written back to the location. In all cases, bit zero refers to the least significant bit. The bit number for this operation may be specified in two different ways:

Register — the bit number is contained in a data register specified in the instruc-1. Immediate — the bit number is specified in a second word of the instruction. tion. e Ni

Condition Codes:



Not affected.

- Set if the bit tested is zero. Cleared otherwise. ZN>
 - Not affected.
 - Not affected Ο×
 - Not affected

Instruction Format (Bit Number Dynamic. specified in a register):

	And in case of the local division of the loc	
1	dress	Register
~~~	PA	_
	fective	
4	Ξ.	Mode
ŝ		
9	0	>
4	-	-
8	-	-
6	-	
10	Registe	5
Ŧ		
12	0	
13	0	
14	0	
-	0	

Reprinted by permission of Motorola, Inc

Instruction Fields (Bit Number Dynamic):

Effective Address field — Specifies the destination location. Only data alterable ad-Register field - Specifies the data register whose content is the bit number. dressing modes are allowed as shown:

# BCLR BCLR

## **Fest a Bit and Clear**

	<b>.</b>	_					-	,
Register	reg. number:Dn	1	reg. number:An					
Mode	000	1	010	011	100	101	110	are hyte onl
Addr. Mode	Dn*	An	(An)	(An) +	- (An)	(d16,An)	(dg.An,Xn)	a only all others

dr.   ××××) ××××) (×××) (×××) (×××)	dr. Mode Register	xxx).W 111 000	(XXX).L 111 001	<data></data>			d16.PC)	8,PC,Xn) – – –
----------------------------------------------------	-------------------	----------------	-----------------	---------------	--	--	---------	----------------

Instruction Format (Bit Number Static, specified as immediate data): *

Lor

0		
-	SS	anieto
7	Addre	9
ო	ective	
4	E	Mode
n		
9	0	5
7		-
80	c	>
ი	0	>
10	-	5
11	-	-
12	-	>
13	è	,
14	c	>
15	c	,

0

0

0

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

	ų		:An	.An		.An	.An	
Register	reg. number	1	reg. number					
Mode	000	1	010	011	100	101	110	are hute only
Addr. Mode	Dn*	An	(An)	(An) +	– (An)	(d16.An)	(dg,An,Xn)	only all others

- 67
-
-
-
_
-
-
_
12.2
- 640
-
-
- 600
_
-
-
1.0
-
0
- 10
-
ő
ă
De
Spe
Spe
Spe
Spe
- Spe
- Spé
- Spe
- Spe
- Spe
- SDE
1 - SD6
d - Spe
Id - Spe
Id - Spe
eld - Spe
eld - Spe
ield - Spe
field - Spe
field - Spe
field - Spe
r field - Spe
r field - Spe
er field - Spe
er field - Spe
er field - Spe
ber field - Spe
ber field - Spe
ber field - Spe
nber field - Spe
mber field - Spé
mber field - Spé
umber field - Spe
umber field — Spé
lumber field - Spé
Number field — Spe
Number field — Spe
Number field - Spe
Number field — Spe
t Number field - Spe
t Number field - Spe

0 1 2 2 8	ode Mode Registe	N 111 000	L 000 001				()
-----------	------------------	-----------	-----------	--	--	--	----

BCLR

BRA Branch Always DKA	Deperation: PC+d PC Assembler Syntax: BRA <label></label>	Attributes: Size = (Byte, Word) Description: Program execution continues at location (PC) + displacement. The dis- placement is a twos complement integer, which counts the relative distance in	bytes. The value in the PC is the instruction location plus two. If the 8-bit displace- ment in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used. Condition Codes: Not affected.	Instruction Format:         15         14         13         12         11         10         9         7         6         5         4         3         2         1         0           0         1         7         0         0         0         0         0         0         0         0         0         0         15 bit Displacement if 8-Bit Displacement if 8-Bit Displacement = \$50\$	Instruction Fields: 8-Bit Displacement field — Two complement integer specifying the relative distance (in bytes) between the branch instruction and the next instruction to be executed. A Bit Displacement than 8 bits. Used only if	the 8-bit displacement is equal to \$00.	Note: A short branch to the immediately following instruction cannot be generated because it would result in a zero offset, which forces a word branch instruction definition.				
BKPT Breakpoint BKPT	Operation: Execute breakpoint acknowledge bus cycle; Trap as illegal instruction	Syntax: BKPT # <data> Attributes: Unsized</data>	<b>Description:</b> This instruction is used to support the program breakpoint function for debug monitors and real-time hardware emulators, and the operation will be dependent on the implementation. Execution of this instruction will cause the MC68010/MC68012 to run a breakpoint acknowledge bus cycle (all function codes driven high) and zeros on all address lines.	Whether the breakpoint acknowledge bus cycle is terminated with $\overline{\text{DTACK}}$ , $\overline{\text{BERR}}$ , or $\overline{\text{VPA}}$ , the processor always takes an illegal instruction exception. During exception processing, a debug monitor can distinguish eight different software breakpoints by decoding the field in the BKPT instruction.	For the MC68000 and MC68008, this instruction causes an illegal instruction exception but does not run the breakpoint acknowledge bus cycle.	Condition Codes: Not affected.	Instruction Format: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 0 1 0 0 0 0 1 0 0 1 8KPT #	Instruction Fields:	BKPT # = Immediate data (value = $0-7$ ), encodes 8 software breakpoints.		

Reprinted by permission of Motorola, Inc.

# **BSET**

# Test a Bit and Set

- ~(<bit number> of Destination) → Z; 1 → <br/>
  < **Operation:**
- BSET #< data>, < ea> BSET Dn, < ea> Assembler Syntax:
- Size = (Byte, Long) Attributes:
- Description: A bit in the destination operand is tested, and the state of the specified bit allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number, modulo 8, and the byte written back to the location. Bit zero refers to the east significant bit. The bit number for this operation may be specified in two difis reflected in the Z condition code. After the test, the specified bit is set in the destination. If a data register is the destination, then the bit numbering is modulo 32, ferent ways:
  - 2. Register the bit number is contained in a data register specified in the instruc-1. Immediate — the bit number is specified in a second word of the instruction. tion.

## Condition Codes:

- > 4 N z T × ł
- Not affected.
- Set if the bit tested is zero. Cleared otherwise. Not affected.
  - Not affected.
- Not affected ZNOX

# Instruction Format (Bit Number Dynamic, specified in a register):

2	Address	Registe		
3	ective /	-		
4	Eff	Mode		
n				
D	•	-		
-	•	-		
D	+			
8		5		
2	Danias	Neißer		
=				
212	-			
13	-	>		
14	-	>		
2	0	>		

# nstruction Fields (Bit Number Dynamic):

Effective Address field - Specifies the destination location. Only data alterable Register field — Specifies the data register whose content is the bit number. addressing modes are allowed as shown:

## BSET BSET

## Test a Bill and Set

BSET

L	ber:Dn		ber:An	ber:An	ber:An	ber:An	ber:An	
Regist	reg. numb	1	reg. numb	reg. numb	reg. numb	reg. numb	reg. numt	
Mode	000	t	010	011	100	101	110	are hyte only
Addr. Mode	Dn *	An	(An)	(An) +	– (An)	(d16,An)	(dg,An,Xn)	only all others

Register	000	001				1
Mode	111	111	4		1	1
Addr. Mode	(xxx).W	(XXX).L	# < data >		(d16.PC)	(dgPC,Xn)

A /DIA NJ 101

Lon

	0	
	2	
	9	
	4	
	ŝ	
	9	
222	7	
5	00	
5	<b>6</b> 0	
	10	
5	H	
	12	
	13	Ī
	14	
	15	

0	88	egister			
2	Addres	R			
	ective		mber		
4	Eff	Mode	Bit Nu		
n					
ø		-			
,					
æ	0	0			
	4	>	0		
2	C		0		
			0		
12	<	0			
51	0	>	0		
14	-	>	0		
10	-	>	0		

# Instruction Fields (Bit Number Static):

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Register	reg. number:Dn	1	reg. number:An	r				
Mode	000	1	010	011	100	101	110	s are byte only
Addr. Mode	Dn*	An	(An)	(An) +	- (An)	(d16,An)	(d8,An,Xn)	Long only; all others

Register	000	001	1			i
Mode	111	111	1		ł	1
Addr. Mode	(xxx).W	(XXX).L	# <data></data>		(d16.PC)	(d8,PC,Xn)

Bit Number field — Specifies the bit number.

BSR	Branch to Subroutine	Y	BISI Test a Bit DIOI
Operation:	SP – 4 → SP; PC → (SP); PC + d → PC		<b>Operation:</b> $\sim$ (< bit number > of Destination) $\rightarrow$ Z;
Assembler Syntax:	BSR <iabei></iabei>		Assembler BTST Dn, <ea> Syntax: BTST #<data>,<ea></ea></data></ea>
Attributes:	Size = (Byte, Word)		Attributes: Size = (Byte, Long)
Description: structio location counts t tion pluy displace	The long word address of the instruction immediately following the BS on is pushed onto the system stack. Program execution then continue on (PC) + displacement. The displacement in a twos complement integer w the relative distances in the bytes. The value in the PC is the instruction l us two. If the 8-bit displacement in the Instruction word is zero, then the the sement (word immediately following the instruction) is used.	R in- is at hich oca- bit	<b>Description:</b> A bit in the destination operand is tested, and the state of the specified bit is reflected in the Z condition code. If a data register is the destination, then the bit numbering is modulo 32, allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, and the bit operation performed using the bit number, modulo 8, with zero referring to the least significant bit. The bit number for this operation may be specified in two different waves.
Condition C Instruction F	Codes: Not affected. Format:		1. Immediate — the bit number is specified in a second word of the instruction. 2. Register — the bit number is contained in a data register specified in the instruction.
15 14	1         13         12         11         10         9         8         7         6         5         4         0           1         1         0         0         0         1         1         9         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1 <td></td> <td>Condition Codes:</td>		Condition Codes:
Instruction 8-Bit D distal exect the 8- the 8-	Fields: Displacement field — Twos complement integer specifying the reli- ance (in bytes) between the branch instruction and the next instruction t suted. Displacement field — Allows a larger displacement than 8 bits. Used or 8-bit displacement is equal to \$00.	ative to be	N Not affected. Z Set if the bit tested is zero. Cleared otherwise. V Not affected. C Not affected. X Not affected.
Note: A st gene instr	short subroutine branch to the immediately following instruction canno nerated because it would result in a zero offset, which forces a word bri truction definition.	ot be anch	Instruction Format (Bit Number Dynamic, specified in a register): 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 Register 1 0 0 0 Effective Address 0 0 0 0 0
			Instruction Fields (Bit Number Dynamic): Register field — Specifies the data register whose content is the bit number. Effective Address field — Specifies the destination location. Only data addressing modes are allowed as shown:

Reprinted by permission of Motorola, Inc.

Addr. Mode	Mode	Register		Addr. Mode	Mode	Register						
Dn*	000	reg. number:Dn		(xxx).W	111	000	Assembler					
An	1			(xxx).L	111	001	Svntax: CH	X < ea >	Du			
(An)	010	reg. number:An		# <data></data>	111	100		50				
(An) +	011	reg. number:An					Attributes: Siz	e = (Word	()			
- (An)	100	reg. number:An										
(d16,An)	101	reg. number:An		(d16, PC)	111	010	Description: Th	s content	of the low ore	ter word in the data red	lister shor	fied in th
(dg,An,Xn)	110	reg. number:An		(dgPC,Xn)	111	011	struction is	examiner	and compared	to the upper hound Th	nater aper	med in o *
cong only; all othe struction For	ers are byte on mat (Bit N	ly. umber Static, sp	ecified a	s immediat	e data):		complement bound, then denerated to	t integer. the pro	If the register cessor initiate	value is less than zero o value is less than zero o s exception processing	ie upper po or greater 1 ). The vec	han the up
15 14	13 12 1	10 9 8	7 6	5 4 3	2 1	0						
0	0 0	0 0 0	0	Effectiv	ve Address							
0	0	0 0	-	Bit Numbe	I uegister	1	Condition Code:					
struction Fie Effective A modes a	<b>ids</b> (Bit Nu Address fie are allowed	mber Static): Id — Specifies t I as shown:	he destin	nation locat	ion. Only d	ata addressing	N Set it Z Unde	Dn < 0; ined.		Source. Undefined oth	ierwise.	
Addr. Mode	Mode	Register		Addr. Mode	Mode	Register	V Unde	fined.				
Dn*	000	reg. number:Dn		(xxx).W	111	000	C Unde	rined.				
An	1	1		(xxx).L	111	001	X Not a	ffected.				
(An)	010	reg. number:An		# <data></data>	+	-	The statement of the statement					
(An) +	011	reg. number:An					Instruction Form	at:				
- (An)	100	reg. number:An					15 14 10	12 11	10 9 8	7 6 5 4 3	2 1	0
(d16,An)	101	reg. number:An		(d16,PC)	111	010	0 1 0	0	Register	Effective	Address	<b></b>
(dg,An,Xn)	110	reg. number:An		(dg, PC, Xn)	111	011		,	Dn	Mode	Register	
ong only; all other	irs are byte on	ły.										]
Bit Numbe	er field -	Specifies the bit	number.				Instruction Field Register fiel Effective Ad addressin	s: d — Spe dress fie g modes	cifies the data Id — Specifies are allowed a	register whose conten the upper bound opera shown:	t is check and word.	id. Only data
							Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
							Dn	000	reg. number:Dn	(XXX).W	111	000
							An		1	(xxx).L	111	001
							(An)	010	reg. number:An	# < data >	111	100
							(An) +	011	reg. number:An			
							- (An)	100	reg. number:An		T	
							(d16,An)	101	reg. number:An	(d16,PC)	11	010
							(dg,An,Xn)	110	reg. number:An	(daPC.Xn)	111	011

nc.

Operation: 0 - Destination					Operation: D	estination	1 — Source				
Assembler syntax: CLR <ea></ea>					Assembler Syntax: C	MP <ea></ea>	, Dn				
Attributes: Size = (Byte, Word,	Long)				Attributes: S	ize = (Byte	e, Word, Long)				
Description: The destination is specified to be byt	cleared to a e, word, or lo	Il zero. The size ng.	of the ope	ration may be	Description: S condition of the operation	ubtract th codes acc ion may b	e source operan ording to the resu e byte, word, or l	d from the ilt; the dat ong.	specified a register i	data regis s not chang	er and set the ed. The size of
Condition Codes: × N × V C - 0 1 0 0					Condition Code	35: 2 V (		,			
N Always cleared. Z Always set. V Always cleared. C Always cleared. X Not affected.					N Set Set Set Set Set Not Not	if the res if the res if an over if a borro affected.	ult is negative. Cl ult is zero. Cleare flow is generated w is generated. C	eared oth d otherwi I. Cleared ileared oth	erwise. se. otherwise. ierwise.		
Instruction Format:         13         12         11         10           15         14         13         12         11         10           0         1         0         0         0         0         0	9 8 7 1 0 Siz	6 5 4 3 Effectiv	2 1 e Address	•	Instruction For 15 14	mat: 13 12 1 1	11 10 9 8 Register Op Dn	7 6 •Mode	5 4 3 Effectiv Mode	2 1 e Address	ō
Instruction Fields: Size field – Specifies the 5 00-byte operation. 01-word operation. 10-long operation. Effective Address field – S addressing modes are all	size of the op specifies the c	eration. destination locat wn:	ion. Only d	ata alterable	Instruction Fiel Register fi Op-Mode f Byte V 000 Effective A allowed as	lds: eld — Sp ield — Nord Lon 001 010 vddress fi	ecifies the destin <b>9 Opera</b> 0 Dn-(<	ation dat∉ t <mark>ion</mark> he source	register. operand. /	All address	ng modes are
Addr. Mode Mode Re.	gister	Addr. Mode	Mode	Register	A 444 10442	Made					
Dn* 000 rag. n	umber:Un	(XXX).W	111	001	Dn	000	reg. number:Dn		XX).W	111	000
(An) 010 reg. nt	umber: An	# <data></data>	1	1	An*	001	reg. number:An		(XX).L	111	001
(An) + 011 reg. n	umber:An				(An)	010	reg. number:An	*	data>	111	100
- (An) 100 reg. n	umber:An				(An) +	011	reg. number:An				Í
(d16.An) 101 reg. n	umber:An	(d16,PC)	1	1	- (AII)	101	reg. number:An		100	444	010
(dg,An,Xn) 110 reg. n	umber:An	(d8,PC,Xn)			(da.An) (da.An.Xn)	110	reg. number:An	ab)	16.PC)	111	011
					* Word and Long only						

Most assemblers automatically make this distinction.

	<b>Operation:</b>	Destinat	tion - Source				Operation: Destination – Immediate Data
	Assembler Syntax:	CMPA <	cea>,An				Assembler Syntax: CMPI # <data>,<ea></ea></data>
	Attributes:	: Size = (M	Vord, Long)				Attributes: Size = (Byte, Word, Long)
	Description the con size of operanu	r: Subtract ndition cod the opera ds are sigr	t the source operand es according to the re ation may be specifi n extended to 32-bit q	from the destina ssult; the address ed to be word o juantities before	tion address register is i r long. Wol the operation	register and set tot changed. The d length source on is done.	<b>Description:</b> Subtract the immediate data from the destination operand and set the dittion codes according to the result; the destination location is not change size of the operation may be specified to be byte, word, or long. The size of mediate data matches the operation size.
	Condition C × N	codes:	U *				Condition Codes: x N z v c - + + + +
	ZN>OX	Set if the r Set if the r Set if an or Set if a bound	esult is negative. Cle esult is zero. Cleared verflow is generated. Cle rrow is generated. Cle	ared otherwise. I otherwise. Cleared otherwi eared otherwise.	ö		<ul> <li>N Set if the result is negative. Cleared otherwise.</li> <li>Z Set if the result is zero. Cleared otherwise.</li> <li>V Set if an overflow is generated. Cleared otherwise.</li> <li>C Set if a brow is generated. Cleared otherwise.</li> <li>X Not affected.</li> </ul>
	Instruction	Format: 15 14 1 0	13 12 11 10 9 1 1 1 Register	8 7 6 Op-Mode	5 4 3 Effectiv	2 1 0 Address Register	Instruction Format:           15         14         13         12         11         10         9         7         6         5         4         3         2         1         0         0         0         0         0         1         1         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Dentit	Instruction I Registe Op-Mod 011 111 Effectivi allowe	Fleids: ar field	Specifies the destinal Specifies the size of atton. The source op peration is performed tion.	tion data registe the operation: erand is sign-axt I on the address e source operand	ended to a register usi	ong operand ng all 32 bits. sing modes are	Word Data         Byte Data           Long Data         Long Data           Instruction Fields:         Size field - Specifies the size of the operation:           00 - byte operation.         01 - word operation.           10 - long operation.         01 - word operation.           Effective Address field - Specifies the destination operation.         Data altered
al Inc	Addr Mode	Mode	Rentator	Adde Morda	Made	Bandiatan	addressing modes are allowed as shown:
	Dn	000	reg. number:Dn	(xxx).W	111	000	
	An	001	reg. number:An	(xxx).L	111	001	
	(An)	010	reg. number:An	#< data >	111	100	
	(An) +	011	reg. number:An				
	(die An)	101	red number An	Ideo DCI	444	040	
	(d8,An,Xn)	110	reg. number:An	(dB, PC, Xn)	111	011	

CMPM							and and and and the and	operanu, anu set me con- tion is not changed The	f the operation may be		2 1 0 Register Ay	address register for the ss register for the
	eration: Destination - Source		sembler	ntax: CMPM (Ay) + (Ax) +		tributes: Size = (Byte, Word, Long)		iscription: Subtract the source operand from the destination of distant and actionation for the months, the destination for at	operands are always addressed with the positionment add address registers specified in the instruction. The size of specified to be byte, word, or long. <b>Indition Codes:</b> X N 2 V C 	V Set if an overflow is generated. Cleared otherwise. C Set if a borrow is generated. Cleared otherwise. X Not affected.	struction Format:         10         9         7         6         4         3           15         14         13         12         11         10         9         7         6         5         4         3           1         0         1         1         Hegister         1         Size         0         0         1         1	<b>Fruction Fields:</b> Register Ax field — (always the destination) Specifies an a postincrement addressing mode. Size field — Specifies the size of the operation: 0.—byte operation. 01—word operation. Register Ay field — (always the source) Specifies an addre postincrement addressing mode.
0	op		SA (	Syl		Ati	1	ິ	ů			Ĕ
CMPI	Register	000	001				1	1	vord.			
	Mode	111	111	1					stion): imediate v rds.			
ediate	Addr. Mode	(xxx).W	(xxx).L	# <data></data>			(d16,PC)	(dg,PC,Xn)	wing the instruction of the imposed of the imposed of the imposed of the imposed of the work of immediate work of immediate work of the the work of the			
are 'Imm	-		-			Ţ			ely follo low orde entire irr next two			
Comp	Register	reg. number:Dn	1	reg. number:An	reg. number:An	reg. number:An	reg. number:An	reg. number:An	ta immedial data is the data is the data is the data is the			
	Mode	000		010	011	100	101	110	eld - (Da ), then the , then the ), then the			
MPI	Addr. Mode	Dn	An	(An)	(An) +	(An)	(d16,An)	(d8,An,Xn)	Immediate f. If size = 00 If size = 0 If size = 10			
C	nted b	Dy I	Der	rmi	ss	ion	0	f M	otorola, Inc.		đ.	

<ol><li>Most assemblers accept DBRA for DBF for use when no condition is required for termination of a loop.</li></ol>	<ol><li>There are two basic ways of entering a loop: at the beginning or by branching to the trailing DBcc instruction. If a loop structure terminated with DBcc is</li></ol>	entered at the beginning, the control index count must be one less than the number of loop executions desired. This count is useful for indexed address-	ing modes and dynamically specified bit operations. However, when entering a loop by branching directly to the trailing DBcc instruction, the control index should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction will not branch, causing a complete bypass of the main loop.		
If condition false then (Dn - 1 - Dn; If Dn $\neq$ - 1 then PC + d - PC);	DBcc Dn, < tabet >	Size = (Word)	This instruction is a looping primitive of three parameters: a condition, a (data register), and a displacement. The instruction first tests the condition mine if the termination condition for the loop has been met, and if so, no on is performed. If the termination condition is not true, the low order 16 bits outer data register are decremented by one. If the result is $-1$ , the counter is tead and execution continues with the next instruction. If the result is not $0 - 1$ , execution continues at the location indicated by the current value of vilus the sign-extended 16-bit displacement. The value in the PC is the current volue on low for low the sign-extended to be the value in the PC is the current volue of vilus the sign-extended to be the value in the PC is the current work on low for low the low for the low for the low the low the low the low true of vilus the sign-extended to be the value in the PC is the current work on low for the low for the low the low true of vilus the sign-extended to be the displacement.	y specify the following conditions:	L     C 100 で     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C 2     C
ration:	ax:	butes:	counte counte counte operat of the is exhe equal the PC instruc	"cc" m	carry cl carry se equal never tr greater biob

Description: This instruction

Attributes:

1 C+Z	1 N.V+N.V	Z	Z	N	-		>
100	110	101	0110	1010	000	r 1000	100
low or same	less than	minus	not equal	plus	always true	overflow clea	overflow set
LS LS	5	W	N.	٦	-	Ş	VS
Ð	0	2	0	<u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u>	Z.V.V.Z+N.V.Z	<u>Č-Z</u>	Z+N•V+N.V
0100	0101	0111	0001	1100	1110	0010	1111
carry clear	carry set	equal	never true	greater or equal	greater than	high	less or equal

Condition Codes: Not affected.

Instruction Format:

2 1 0	Register	
9	-	1
4	0	
s	0	
9	-	
7	-	emen!
80		Displac
6	lition	
10	Cond	
11 .		
12	-	
13	0	
14	-	
15	0	

Instruction Fields:

Reprinted by permission of Motorola, Inc.

- Condition field One of the sixteen conditions discussed in description. Register field — Specifies the data register which is the counter. Displacement field — Specifies the distance of the branch (in bytes).
- 1. The terminating condition is like that defined by the UNTIL loop constructs of high-level languages. For example: DBMI can be stated as "decrement and branch until minus". Notes:

DBcc

DBcc

Test Condition, Decrement, and Branch

DBcc

**Operation:** 

Assembler Syntax:

DBcc

Test Condition, Decrement, and Branch

Signed Divide

DIVS

Destination/Source-Destination Operation:

Assembler

32/16-16r:16q DIVS < ea > ,Dn Syntax:

Size = (Word) Attributes: Description: Divide the destination operand by the source and store the result in the destination. The operation is performed using signed arithmetic.

bits) of the destination and the remainder is in the upper word (most significant 16 bits) of the destination. Note that the sign of the remainder is the same as the sign The destination operand is a long word and the source operand is a word. The result is 32-bits, such that the quotient is in the lower word (least significant 16 of the dividend.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap.
- 2. Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected

	0	0
	>	*
	2	*
5	z	*
	×	I
		_

- Set if the quotient is negative. Cleared otherwise. Undefined if overflow or 7
- Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide divide by zero. by zero. N
  - Set if division overflow is detected. Cleared otherwise
  - Always cleared. > U ×
    - Not affected.

## Instruction Format:

-		ter
-	s)	10
2	Addres	Re
6	fective	
4	Ť	Mode
2		
9		-
7		-
80		-
თ	-	
10	Registe	D
=		
12	Ľ	•
13		0
14		0
15		-

# DIVS DIVS

instruction Fields:

Register field — Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field - Specifies the source operand. Only data addressing modes are allowed as shown:

Register	reg. number:Dn	1	reg. number:An	reg. number:An	reg. number.An	reg. number:An	reg. number:An
Mode	000	1	010	011	100	101	110
Addr. Mode	D	An	(An)	(An) +	– (An)	(d16,An)	(dg,An,Xn)

Declara	Interfact	000	001	100		010	011	
10.40	ADOM!	111	111	111		111	111	
	Addr. Mode	W.(xxx)	(xxx).L	# <data></data>		(d16,PC)	(dg,PC,Xn)	

Overflow occurs if the quotient is larger than a 16-bit signed integer. Note:

Signed Divide

# **Unsigned Divide**

DIVU

Destination/Source-Destination **Operation:** 

### Assembler

32/16-16r:16q DIVU < ea > ,Dn Syntax:

Size = (Word) Attributes:

Description: Divide the destination operand by the source and store the result in the destination. The operation is performed using unsigned arithmetic.

result is 32-bits, such that the quotient is in the lower word (least significant 16 bits) of the destination and the remainder is in the upper word (most significant 16 The destination operand is a long word and the source operand is a word. The bits) of the destination. Note that the sign of the remainder is the same as the sign of the dividend.

Two special conditions may arise:

- 1. Division by zero causes a trap.
- 2. Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected.

## Condition Codes:

	_
o	0
>	*
Z	*
z	
×	-

- Set if the quotient is negative. Cleared otherwise. Undefined if overflow or divide by zero. z
- Set if the quotient is zero. Cleared otherwise. Undefined if overflow or divide N
  - by zero.
- Set if division overflow is detected. Cleared otherwise >
  - Always cleared. Ο×
    - Not affected.

## Instruction Format:

0		
-	58	legiste
8	Addre	-
9	ective	
4	Eff	Mode
5		
9		-
2	-	-
8	-	>
8	_	
10	egiste	ŋ
÷	œ	
12	-	>
13	-	>
4	0	,
15	-	

## DIVU DIVU

## **Unsigned Divide**

DIVU

# Instruction Fields:

Register field - Specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

Register	reg. number:Dn	1	reg. number.An	reg. number:An	reg. number:An	reg. number:An	reg. number:An
Mode	000	Ţ	010	011	100	101	110
Addr. Mode	Dn	An	(An)	- (An) +	– (An)	(d16,An)	(d8,An,Xn)

Addr. Mode	Mode	Register
(XXX).W	111	000
(xxx).L	111	001
# < data >	111	100
(d16.PC)	111	010
(dg.PC,Xn)	111	011

Note: Overflow occurs if the quotient is larger than a 16-bit unsigned integer

seration: Source a Destination sembler fitax: EOR Dn, < ea > fitbutes: Size = (Byte, Word, I tributes: Size = (Byte, Word, I scription: Exclusive OR the so result in the destination loca byte, word, or long. This op operand. The destination op operand. The destination op operand. The destination op operand. The destination op	n→ Destination									
sembler ntax: EOR Dn, < ea > tributes: Size = (Byte, Word, I scription: Exclusive OR the so result in the destination loca byte, word, or long. This op operand. The destination operand. X N Z V C x N Z V C					Operation:	Immediate [	Data ⊕ Destination → I	Destination		
tributes: Size = (Byte, Word, I scription: Exclusive OR the so result in the destination loca byte, word, or long. This op operand. The destination ope andition Codes: x n z v c 	1				Assembler Syntax:	EORI # <dat< td=""><td>a&gt;,<ea></ea></td><td></td><td></td><td></td></dat<>	a>, <ea></ea>			
scription: Exclusive OR the so result in the destination loca byte, word, or long. This op operand. The destination op andition Codes: x n z v c - + + 0 0	-ong)				Attributes:	Size = (Byte,	Word, Long)			
ndition Codes: X N Z V C - + + 0 0	urce operand to tion. The size of eration is restri srand is specifie	the destination f the operation icted to data	on operand n may be sp registers a tive address	and store the ecified to be s the source field.	Description: result in byte, wo	Exclusive OI the destinat ord, or long. T	R the immediate data ion location. The size he immediate data m	a to the destina e of the operati natches the operation	tion operan on may be eration size	d and sto specified
						Z V C * 0 0				
N Set if the most signifi Z Set if the result is zerv V Always cleared. C Always cleared. X MAN affected.	cant bit of the r	esult is set. C wise.	leared other	wise.	0044Z ZN>0X	et if the mos et if the resu lways cleared lways cleared ot affected.	t significant bit of th. It is zero. Cleared oth d.	e result is set. herwise.	Cleared oth	erwise.
struction Format (word form):					Instruction F	cormat:	10 8 8 7	9 19 19	6 1	0
15 14 13 12 11 10 1 0 1 1 Point	9 8 7 6 Op-Mode	5 4 3 Effective Mode	2 1 0 Address Register		0 0	0 0 1 Word Data (16	0   1   0   Size     Bits)	Effectiv Mode Byte Data (8	e Address Register Bits)	
struction Fields: Register field — Specifies ar	ny of the eight d	lata registers.			Instruction F	ields:	ng Data (32 Bits, including f	Previous Word)		_
Op-Mode field — Byte Word Long 100 101 110 <ea: Effective Address field — S alterable addressing mode</ea: 	Operation > e < Dx> → < e pecifies the de s are allowed at	a> stination oper s shown:	and. Only c	lata	Size fiel 00-b 01-w 10-lc Effective addres	<ul> <li>d — Specifie</li> <li>yte operation</li> <li>ford operation</li> <li>ing operation</li> <li>a Address fiel</li> <li>ssing modes</li> </ul>	s the size of the oper   id — Specifies the d are allowed as shown	ration: destination ope n:	rand. Only	data alt
Addr. Mode   Reg	later	Addr. Mode	Mode	Register	Addr Mode	Mode	Renteter	Adde Mode	Mode	
Dn 000 reg. nur	nberDn	W.(xxx)	111	000	D	000	reg. number:Dn	(xxx).W	111	000
An		(XXX).L	-	100	An	1	1	(xxx).L	111	001
(An) 010 reg. nur (An) 4 011 reg. nur	nber.An	#< data >		'	(An)	010	reg. number:An	# <data></data>	1	
- (An) 100 reg. nur	mber:An				(An) +	011	reg. number:An			
(d16,An) 101 reg. nur	nber:An	(d16,PC)	I		- (An) (d+e.An)	101	reg. number:An	(die PC)		1
(dg,An,Xn) 110 reg. nur	nber:An	(dg, PC, Xn)	1	1	(d8,An,Xn)	110	reg. number:An	(d8, PC, Xn)	1	

EORI to SR				nts of the status status register are	otherwise. otherwise. otherwise. otherwise.
Exclusive OR Immediate to the Status Register (Privileged Instruction)	If supervisor state then Source ●SR→SR etse TRAP;	EORI # <data>,SR</data>	Size = (Word)	Exclusive OR the immediate operand with the conter and store the result in the status register. All bits of the s 1.	odes: 2 V C 2 V C hanged if bit 3 of immediate operand is one. Unchanged hanged if bit 2 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged changed if bit 4 of immediate operand is one. Unchanged changed if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged changed if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged if bit 4 of immediate operand is one. Unchanged hanged
EORI to SR	Operation:	Assembler Syntax:	Attributes:	Description: register affected	
EORI EORI EXClusive OR Immediate to Condition Code to CCR	Operation: Source e CCR → CCR Assembler Svrtiax: EORI # < data > .CCR	Attributes: Size=(Byte)	Description: Exclusive OR the immediate operand with the condition codes and store the result in the low-order byte of the status register.	Condition Codes:	N       Changed if bit 3 of immediate operand is one. Unchanged otherwise.         Z       Changed if bit 1 of immediate operand is one. Unchanged otherwise.         Z       Changed if bit 1 of immediate operand is one. Unchanged otherwise.         Z       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         X       Changed if bit 4 of immediate operand is one. Unchanged otherwise.         Y       A       A       A       A       A       A         Y       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A       A </th
					Reprinted by permission of Motorola, Inc

Reprinted by permission of Motorola, Inc.

エンロ

ILLEGAL Take Illegal Instruction Trap ILLEGAL Take Illegal	JMP			dmuf			JMP	
Operation: SSP – 2 → SSP; Vector Offset → (SSP); SSP – 4 → SSP; PC → (SSP);	Operation:	Destinatio	n Address → PC					
SSP – 2 – SSP; SR → (SSP); Illegal Instruction Vector Address → PC	Assembler Syntax:	JMP < ea.						
Assembler Syntax: ILLEGAL	Attributes:	Unsized						
Attributes: Disized	Description: instructi	Program on. The ad	execution continuities is specified	ues at the ef	fective ad of address	Idress sp sing mod	ecified by the es.	
Description: This bit pattern causes an illegal instruction exception. All other illegal in- struction bit patterns are reserved for future extension of the instruction set.	Condition Co	des: Not	affected.					
The MC68010/012 will first write the exception vector offset and format code to the system stack followed by the PC and SR to complete a 4-word exception stack frame.	Instruction F 15 14	ormat: 13 12 0 0	11 10 9 8 1 1 1 0	7 6 5	4 3 Effective A	2 1 Vddress	•	
Condition Codes: Not affected.				-	Mode	Register	_	
Instruction Format:         10         8         7         6         5         4         3         2         1         0         0         1         10         0         1         11         11         11         11         11         11         11         11         11         11         10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <	Effective	Address f sing mode	eld — Specifies t s are allowed as	the address of shown:	the next i	nstructio	n. Only control	
	Addr. Mode	Mode	Register	Addr. A	Aode N	Mode	Register	
	ď	1	1	(XXX)	M	111	000	
	An	1		(XXX)	.1	111	001	
	(An)	010	reg. number:An	# <dat< td=""><td>a &gt;</td><td>1</td><td>1</td><td></td></dat<>	a >	1	1	
	- (An)	11	1 1		+			
	(d16,An)	101	reg. number.An	(d16,F	0	111	010	
	(dg,An,Xn)	110	reg. number:An	(d8,PC	(uX.	111	011	

			ster				e p										
			regis		0		l with th to the a	Regis	80	8	1		010	01			
			d address	ć	2	Address Register	be loaded loaded in shown:	Mode	111	111			111	111			
			into the specified	by this instruction	8 8 9	1 Effective Mode	gister which is to e address to be l es are allowed as	Addr. Mode	(xxx).W	(XXX).L	*<0313.>		(d16,PC)	(d8,PC,Xn)			
	ų		address is loaded	gister are affected ected.	10 9 8 7	Register 1 1 1 Andrew 1	ifies the address re Id — Specifies th ol addressing mod	Register	1		reg. number:An	1	reg. number:An	reg. number:An			
a> → An	A < 68>,A	e = (Long)	effective	ddress rei	at:	0	s: d Spec iss. ddress fie Only contr	Mode	1	1	010	1	101	110			
Operation: <e< td=""><td>Assembler Syntax: LE/</td><td>Attributes: Siz</td><td>Description: The</td><td>bits of the a Condition Codes</td><td>Instruction Form</td><td>0 1 0</td><th>Instruction Field Register fiel tive addre Effective Are register. (</th><td>Addr. Mode</td><td>Dn</td><td>An</td><td>(An) (An) +</td><td>– (An)</td><td>(d16,An)</td><td>(dg,An,Xn)</td><td></td><td></td><td></td></e<>	Assembler Syntax: LE/	Attributes: Siz	Description: The	bits of the a Condition Codes	Instruction Form	0 1 0	Instruction Field Register fiel tive addre Effective Are register. (	Addr. Mode	Dn	An	(An) (An) +	– (An)	(d16,An)	(dg,An,Xn)			
				ing the JSR in- ontinues at the		0	n. Only control	Register	000	100			010	011			
				ely followi on then co		2	Address Register instruction	Mode	111	111			111	111			
				truction immediat Program executi		6 5 4 3	0 Effective Mode   Idress of the next /n:	Addr. Mode	(xxx).W	(xxx).L	# < nata >		(d16,PC)	(d8,PC,Xn)			
PC → (SP); ddress → PC				d address of the ins to the system stack he instruction.	ected.	10 9 8 7	1 1 0 1 - Specifies the ac	Register		1	reg. number.An		reg. number:An	reg. number:An			
- 4→ SP; F		< ea>	sized	long word pushed on cified in th	: Not aff	at: 12 11	s: dress field g modes a	Mode	1	1	010	ł	101	110			
Dperation: SP- Des	ssembler	syntax: JSF	Attributes: Uns	Description: The struction is p address spec	Condition Codes:	nstruction Form	0 1 0 Instruction Field Effective Add addressin	Addr. Mode	Du	An	(An) +	- (An)	(d16,An)	(dg,An,Xn)			
	d Operation: SP - 4 → SP; PC → (SP); Destination Address → PC	Approxision:     SP-4→SP; PC-4(SP);     Operation: <ea>→An       Destination Address → PC     Assembler     Assembler       Assembler     Syntax:     LEA &lt; ea&gt;,An</ea>	Appendion     SP - 4 - SP; PC - 4 (SP);     Operation: <ea>→An       Destination Address - PC     Assembler     Assembler       Assembler     Syntax:     LEA &lt; ea&gt;, An       Assembler     Syntax:     Syntax:</ea>	Operation:     SP - 4 → SP; PC → (SP);     Operation: <ea> → An       Destination Address → PC     Destination Address → PC     Assembler       Assembler     Syntax:     LEA &lt; ea &gt; ,An       Assembler     Syntax::     JSR &lt; ea &gt; ,An       Assembler     Syntax::     LEA &lt; ea &gt; ,An       Assembler     Syntax::     LEA &lt; ea &gt; ,An       Assembler     Syntax::     Lea &lt; ea &gt; ,An       Assembler     Description:     Description:</ea>	Operation:       SP-4SP; PC(SP); Destination Address → PC       Operation: <ea>→-An         Assembler       Assembler       Assembler       Assembler         Assembler       Assembler       Assembler       Assembler         Syntax::       JSR &lt; ea&gt;, An       Assembler       Assembler         Assembler       Assembler       Assembler       Assembler         Assembler       Assembler       Assembler       Assembler         Assembler       Assembler       Assembler       Assembler         Assembler       Ist cea&gt;       Assembler       Assembler         Attributes:       Unsized       Attributes:       Size = (Long)         Description:       The long word address of the instruction immediately following the JSR in- struction is pushed onto the system stack. Program execution then continues at the address specified in the instruction.       Condition Codes:       Not affected.</ea>	Operation:       SP-4SP; PC(SP); Destination Address - PC         Assembler       Destination Address - PC         Assembler       Assembler         Assembler       Syntax::         Using and the second of the instruction immediately following the JSR instruction is pushed onto the system stack. Program execution then continues at the address register are affected by this instruction.         Condition Codes:       Not affected.         Instruction       Instruction for the address of the instruction.	Operation:       SP-4SP; PC(SP); Destination Address - PC         Operation:       SP-4SP; PC(SP); Destination Address - PC         Assembler       Comparation:         Assembler       Syntax::         Lend       Syntax::         JSR < ea>       Assembler         Assembler       Syntax::         Lend       Description:         Attributes:       Size = (Long)         Description:       The effective address is loaded into the spectration is used onto the system stack. Program execution then continues at the address specified in the instruction.         Description:       The effective address is loaded into the spectration.         Condition Codes:       Not affected.         Instruction Format:       Instruction format:         Is       1       1       1	Operation:       SP = 4 - SP; PC - (SP; bestination Address - PC         Assemble:       Destination Address - PC         Assemble:       Destination Address - PC         Assemble:       Destination Address - PC         Assemble:       Distributes:       Using (Second Cond)         Assemble:       Distributes:       Size = (Long)         Attributes:       Unsized       Attributes:       Size = (Long)         Assemble:       Description:       The effective address is loaded into the specified in the instruction.       Description:       The address register are affected by this instruction.         Instruction:       Distributes:       Size = (Long)       Distributes:       Size = (Long)         Instruction:       Description:       The address is loaded into the specifies trae affected by this instruction.       Distributes:       Size = (Long)         Instruction:       Description:       The address is loaded into the specifies trae affected by this instruction.       Distributes:       Di	Operation:       Sp-4SP; PC(SP); Destination Address - PC         Destination Address - PC       Sp-4SP; PC(SP); Destination Address - PC         Syntax::       JSR < ca>         Syntax::       JSR < ca>         Assembler       Sprita:::       LEA < ca> - An         Assembler       Sprita:::       LEA < ca> - An         Assembler       Synta:::       LEA < ca> - An         Assembler       Sprita:::       LEA < ca> - An         Assembler       Sprita:::       LEA < ca> - An         Assembler       Sprita:::       LEA < ca> - An         Assembler       Site = (Long)       Description::       The effective address is loaded into the spatemotion insuration.         Assembler       Condition Codes:       Not address is loaded into the spatemotion.       Description::       The effective address is loaded into the spatemotion.         Struction is pushed onto the system stack. Program execution then continues at the address is loaded into the spatemotion.       Description::       The address is loaded into the spatemotion.         Struction Codes:       Not address is loaded into the spatemotion.       Description::       The address is loaded into the spatemotion.         Instruction Codes:       Not address is loaded into the spatemotion.       Description::       The address is loaded into the spatemotion.         Ins	Operation:       Specification Address → PC       Operation:       Seambler       Operation:       Seambler         Assembler       JSR < ca>       JSR < ca>       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       JSR < ca>       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       JSR < ca>       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       JSR < ca>       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       JSR < ca>       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       JSR < ca> → An       Assembler       Syntax::       LEA < ca> → An         Assembler       JSR < ca>       Attributes:       Sta = (Long)       Dascription:       The effective address is loaded into the spoint         address specified in the instruction.       Attributes:       Sta = (Long)       Dascription:       The effective address is loaded into the spoint         address specified in the instruction.       Attributes:       Sta = (Long)       Dascription:       The effective address is loaded into the spoint         Intruction Format:       Intruction Codes:       Not affected by this instruction.       Dascription:	Operation:       SP-4SP, PC(SP); bestination Address - PC         Operation:       SP-4SP, PC(SP); bestination Address - PC         Assembler       Operation:       Constitution Address - PC         Assembler       Assembler       Constitution Address - PC         Assembler       Assembler       Constitution Address of the Instruction Immediately following the JSR In- struction is pushed onto the system stack. Program execution then continues at the address specified in the instruction.       Operation:       Ceas > An         Assembler       Assembler       Assembler       Assembler       Assembler         Assembler       Assembler       Assembler       Assembler       Assembler         Assembler       Description: The long word address of the Instruction.       Assembler       Assembler         Assembler       Condition Codes: Not affected.       Assembler       Assembler         Instruction       Instruction       Instruction Format:       Instruction Format:       Instruction Format:         Instruction       Instruction       Instruction Codes: Not affected.       Instruction Codes: Not affected.       Instruction Codes: Not affected.         Instruction       Instruction       Instruction Codes: Not affected.       Instruction Format:       Instruction Format:       Instruction Format:         Instruction       Instruction C	Operation:       SP-4-SF, PC-(SP; Bestination Address - PC         Assembler       Operation:       SP < ea > -A n         Assembler       Assembler       State (Long)         Syntax::       JSR < ea > -A n         Assembler       Assembler       State (Long)         Syntax::       JSR < ea > -A n         Assembler       Assembler       State (Long)         Syntax::       JSR < ea > -A n         Assembler       Assembler       State (Long)         Syntax::       JSR < ea > -A n         Assembler       Assembler       State (Long)         Syntax::       JSR < ea > -A n         Assembler       State (Long)       Description: The effective address is loaded into the sp but softeness register are affected by this instruction is publed onto the spatemater and the softeness register are affected by this instruction format:       Assembler         Instruction Format:       Instruction format:       Instruction format:       Instruction format:         Instruction Format:       Instruction format:       Instruction format:       Instruction format:       Instruction format:         Instruction format:       Instruction format:       Instruction format:       Instruction format:       Instruction format:         Instruction format:       Instruction format:       Instruction forma	Operation:       Sp-1-SF; PC-(SP; Bestination Address - PC         Operation:       Sp-1-SF; PC-(SP; Bestination Address - PC         Assemble:       Unsized         Syntax::       Use of the address of the instruction immediately following the JSR in a state of the address of the instruction immediately following the JSR in a state of the address of the instruction instruction.       Operation:       Cee >>An         Assemble:       Unsized       Assemble:       Size = (Long)       Operation:       Cee >>An         Attributes:       Unsized       Description:       The effective address is loaded into the spectrate of the address is loaded into the	Operation:       SP - 4 - SP: PC - (SP); Destination Address - PC         Operation:       SP - 4 - SP: PC - (SP); Destination Address - PC         Assemble:       Operation:       Cea > -An         Assemble:       SR < a> -An         Assemble:       Sintax:       Let A < ea> -An         Assemble:       Construction is pushed onto the system stack. Program execution them continues at the instruction.       Operation:       Cea > -An         Arithmes:       Unsized       Arithmes:       Unsize       Let A < ea> -An         Arithmes:       Unsized       Arithmes:       Size = (Long)       Arithmes:       Size = (Long)         Arithmes:       Not affected.       Arithmes:       Not affected.       Arithmes:       Not affected.         Arithmes:       Not affected.       Arithmes:       Not affected.       Arithmes:       Not affected.         Arithmes:       Not affected.       Arithmes:       Not affected.       Arithmes:       Arithmes:       Arithmes:         Arithmes:       Not affected.       Arithmes:       Not affected.       Arithmes:       Arithmes:       Arithmes:         Arithmes:       Arithmes:       Arithmes:       Arithmes:       Arithmes:       Arithmes:       Arithmes:         Arithmes:       Arithmes:	Operation:       SP-4-SF, PC-(SF); bestination Address -PC         Operation:       SP-4-SF, PC-(SF); bestination Address -PC         Description:       SP-4-SF, PC-(SF); bestination Address -PC         Assemble:       SP-4-SF, PC-(SF); bestination Address -PC         Description:       The long word address of the instruction immediately following the JSR is address specified in the instruction.       Operation:       ces>-An         Assemble:       Assemble:       Case - Can       Assemble:       Case - Can         Assemble:       Description:       The long word address is partial and address is postent are affected by this instruction.       Condition Codes:       Not affected in the instruction.         Instruction Format:       Instruction forma:       Instruction forma:       I	Operation:       State - 6.5:         Determine:       Determine:       Determine:         Determine:       Determine:       Detence:         Det	$ \begin{array}{c} \text{Set } -4 + 5 + \text{PC} - 6 \text{Set} \\ \text{Set } \text{Set } + 2 + \text{Set} + 1 \text{Set} + 1 \text{Set} \\ \text{Set } \text{Set } \text{Set } + 2 + 1 \text{Set} + 1 S$

AU

LINK Link and Allocate L	INK L	SL, LSR Logical Shift LSL,	LSR
Operation: SP - 4 → SP; An → (SP); SP + An; SP + d → SP	Ope	ration: Destination Shifted by < count > → Destination	
Assembler Syntax: LINK An, # <displacement> Attributes: Size = Unsized</displacement>	Ass Syn	embler LSd Dx,Dy ax: LSd # <data>,Dy LSd <ea> where d is direction, L or R</ea></data>	
<b>Description:</b> The current content of the specified address register is pushed a stack. After the push, the address register is loaded from the updated stack Finally, the 16-bit sign-extended displacement operand is added to the stack. The content of the address register occupies one long word on the stack. A displacement is specified to allocate stack area.	Attr Dato the Des pointer. Des negative	butes: Size = (Byte, Word, Long) cription: Shift the bits of the operand in the direction (L or R) specified. Th receives the last bit shifted out of the operand. The shift count for the shifter may be specified in two different ways: <ol> <li>Immediate — the shift count is specified in the instruction (shift range)</li> </ol>	t carry bit fting of a 1-8).
Condition Codes: Not affected. Instruction Format:		<ol> <li>Hegister — the shift count is contained in a data register specified in the tion (shift count modulo 64).</li> <li>The size of the operation may be specified to be byte, word, or long. The memory may be shifted one bit only, and the constant size is restricted to</li> </ol>	e instruc- ontent of a word
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 1 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		For LSL, the operand is shifted left; the number of positions shifted is count. Bits shifted out of the high order bit go to both the carry and the excrete are shifted into the low order bit.	the shift tend bits;
Instruction Fields: Register field — Specifies the address register through which the link constructed. Displacement field — Specifies the twos complement integer which is to b to the stack pointer.	is to be e added	LSL:	
Note: LINK and UNLK can be used to maintain a linked list of local data and pa areas on the stack for nested subroutine calls.	rameter	For LSR, the operand is shifted right; the number of positions shifted is count. Bits shifted out of the low order bit go to both the carry and the exterees are shifted into the high order bit.	the shift end bits;
		LSR: 0	

Reprinted by permission of Motorola, Inc.
LSL, LSR

Logical Shift

LSL, LSR LSL, LSR

Logical Shift

LSL, LSR

## **Condition Codes:**



Set if the result is negative. Cleared otherwise.

Reprinted by permission of Motorola, Inc.

- Set if the result is zero. Cleared otherwise. ZN
  - Always cleared. >0
- Set according to the last bit shifted out of the operand. Cleared for a shift count of zero.
- Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero. ×

# Instruction Format (Register Shifts):

2 1 0	Register	
9	Ŧ	•
4	c	,
S	ile	
9	02	P
7	Ũ	5
œ	de.	5
6		Ļ
10	Count	Registe
F		
12		>
13	•	-
14		-
15		-

## Instruction Field (Register Shifts):

Count/Register field —

If i/r=0, the shift count is specified in this field. The values 0, 1-7 represent a range of 8, 1 to 7 respectively.

If i/r = 1, the shift count (modulo 64) is contained in the data register specified in this field.

dr field - Specifies the direction of the shift:

0-shift right.

1-shift left.

Size field - Specifies the size of the operation:

00-byte operation.

01-word operation.

10-long operation.

i/r field -

If i/r = 0, Specifies immediate shift count.

If i/r = 1, Specifies register shift count.

Register field — Specifies a data register whose content is to be shifted.

# Instruction Format (Memory Shifts):

•		-
-	33	tegiste
2	Addre	_
	fective	
4	Ŧ	Mode
5		
8		-
2		-
8		P.
6		-
9		•
÷		0
12		0
13		-
14		
15		-

Instruction Fields (Memory Shifts):

dr field - Specifies the direction of the shift:

0-shift right.

1-shift left.

Effective Address field - Specifies the operand to be shifted. Only memory alterable addressing modes are allowed as shown:

	_			_	_		
Register	1	1	reg. number:An	reg. number.An	reg. number:An	reg. number:An	reg. number.An
Mode	1	1	010	011	100	101	110
Addr. Mode	Du	An	(An)	(An) +	- (An)	(d16,An)	(dg, An, Xn)

	000	001				1	
	111	111	1		1	ł	
AUGI. MUCH	(xxx).W	(xxx).L	# <data></data>		(d16,PC)	(dg, PC, Xn)	

## Move Data from Source to Destination MOVE

Operation: Source - Destination

### Assembler

MOVE < ea>, < ea> Syntax: Size = (Byte, Word, Long) Attributes: Description: Move the content of the scurce to the destination location. The data is examined as it is moved, and the condition codes set accordingly. The size of the operation may be specified to be byte, word, or long.

### **Condition Codes:**

5	0
>	0
2	*
z	*
×	1

- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.
  - - Always cleared.
- Always cleared. ZN>OX
  - Not affected.

## Instruction Format:

3 2 1 0	Source	a Ranister
5		Mod
7 8		Mode
8	Destination	ar
11 10		Doniet
13 12		Size
14		0
15		0

### Instruction Fields:

Size field - Specifies the size of the operand to be moved:

- 11-word operation. 01-byte operation.
  - 10-long operation.

Destination Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

_							
Register	reg. number:An	1	reg. number:An				
Mode	000	1	010	011	100	101	110
Addr. Mode	Dn	An	(An)	(An) +	- (An)	(d16,An)	(dg,An,Xn)

Register	000	001	-			I
Mode	111	111	1			
Addr. Mode	(XXX).W	(xxx).L	#< data >		(d16,PC)	(d8,PC,Xn)

# MOVE MOVE

Move Data from Source to Destination

MOVE

Source Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

Register	000	001	100			010	011	
Mode	111	111	111			111	111	
Addr. Mode	(xxx).W	(xxx).L	# <data></data>			(d16.PC)	(dg,PC,Xn)	
-	<b>L</b>							allowed.
Register	eg. number:Dn	eg. number:An	eg. number:An	eg. number:An	g. number:An	sg. number:An	eg. number:An	star direct is not
		1-	5	2	re	2	-	adie
Mode	000	001	010 r	011 14	100 re	101 re	110 1	on address redi

Notes: 1. MOVEA is used when the destination is an address register. Most assemblers automatically make this distinction.

2. MOVEQ can also be used for certain operations on data registers.

### Reprinted by permission of Motorola, Inc.

- (AII) 10 reg. number.AII (dg.An,Xn) 110 reg. number.AIII (dg.An,Xn) 110 reg. number.AIII (dg.An,Xn) 110 reg. number.AIII (dg.An,Xn) 110 reg. number.AIII (dg.An,Xn) 110 reg. number.AIIII (dg.An,Xn) 110 reg. number.AIIII (dg.An,Xn) 110 reg. number.AIIII (dg.An,Xn) 110 reg. number.AIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	n location. The ndition codes.	fror destination ains the cor ains the cor ans the cor	de Register de Register w order byte cont byte cont t Mode destination locat destination locat wn: (416, PC) (de, PC) (de, PC) (de, PC)	Move fre Condition Co rea > rea = allowed as the rea - rea = number An rea - rea - number An rea - rea - number An rea - rea - number An rea - rea -	CR - Desti R - Desti e content o e content o and is a w vyte is all z byte is all z byte is all z r o n 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Attributes: Siz Attributes: Siz Attributes: Siz Attributes: Siz Attributes: Siz Attributes: Siz Description: The source oper The upper to naturation Form is in a addressii (dife.An) Note: MOVE fr operation	operands are operand and g operand and ter. 010 010 011	address reg aideress reg size source done. 2 1 2 1 ed: Register 111 111 111 111	ss ne destination lor long. Word e operation is s 4 3 Mode So mode Stination ac destination ac (dg, PC, Xn) (dg, PC, Xn)	ove Addre cource to the before the to be word to be word the operation the addres the ad	A stination (>, An () - , An () - , Long) intent of the side intent of the side () - 0 () - 0	Urce → Det Urce → Det ce = (Word, ce = (Word, vve the cor ation may 1 ded to 32 b ation may 1 ation	Operation: So Assembler So Assembler MC Assembler MC Attributes: Siz Description: Mc of the opera sign extend Condition Code: Instruction Field Instruction Field 10 - Long 10 - Long Destination Conditation Conditation Condition Code: Instruction Field Instruction Field Instruction Field Condition Code: Instruction Field Condition Code: Instruction Field Condition Code: Instruction Code:
- (A)         100         reg. numerical         (d16,PC)         111         010         NOTE         NOTE         From         CCH         Is a word         Operation         Constrained         Constrained <thconstrained< th=""> <thconstrained< th=""> <thc< td=""><td>CCR are byte</td><td>d EORI to</td><td>on. ANDI, ORI, an</td><td>s a word operatio</td><td>om CCR is</td><td>Note: MOVE fr operation</td><td>010 011</td><td>111</td><td>(d16.PC) (d8.PC,Xn)</td><td></td><td>reg. number.</td><td>100</td><td>(m) + - (An) (d16,An) (d8,An,Xn)</td></thc<></thconstrained<></thconstrained<>	CCR are byte	d EORI to	on. ANDI, ORI, an	s a word operatio	om CCR is	Note: MOVE fr operation	010 011	111	(d16.PC) (d8.PC,Xn)		reg. number.	100	(m) + - (An) (d16,An) (d8,An,Xn)
(Ai)+ 01 reg.numberAn		1	(dg,PC,Xn)	reg. number:An	110	(d8,An,Xn)	100	111	# <data></data>	5	reg. number:	010	(An)
(An)         010         reg. number.An         # <data>         111         100         (dg.An,Xn)         110         reg. number.An         (dg.PC,Xn)         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -<td>1</td><td>1</td><td>(d16.PC)</td><td>reg. number:An</td><td>101</td><td>(d16,An)</td><td>001</td><td>111</td><td>(xxx).L</td><td></td><td>reg. number.</td><td>001</td><td>An</td></data>	1	1	(d16.PC)	reg. number:An	101	(d16,An)	001	111	(xxx).L		reg. number.	001	An
An         001         reg. number.An         (dr6.PC)         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         - <td></td> <td></td> <td></td> <td>reg. number:An</td> <td>100</td> <td>- (An)</td> <td>000</td> <td>111</td> <td>(XXX).W</td> <td>5</td> <td>reg. number:t</td> <td>000</td> <td>Dn</td>				reg. number:An	100	- (An)	000	111	(XXX).W	5	reg. number:t	000	Dn
Dn         000         reg. number.An         (xxx).W         111         000         reg. number.An         (dig.PC)         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -				reg. number:An	011	(An) +	Register	Mode	Addr. Mode		Register	Mode	Addr. Mode
Addr. Mode         Register         (An)+         011         rep. number:An         (An)+         011         rep. number:An           Dn         000         reg. number:An         (xxx)/L         111         000         reg. number:An         (di,6,An)         100         reg. number:An         (di,6,PC) <td< td=""><td>8</td><td>1</td><td>#<data></data></td><td>reg. number:An</td><td>010</td><td>(An)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	8	1	# <data></data>	reg. number:An	010	(An)							
Addr. Mode         Register         (An)         010         reg. number: An         # < data >	001	111	(xxx).L	1	1	An				as shown	are allowed	ing modes	addressi
addressing modes are allowed as shown:         Addr. Mode         Mode         Fagiter         (xxx)L         111         001           n         000         reg. number/An         (4n)         010         reg. number/An         (4r)L         111         001           n         001         reg. number/An         (xxi)L         111         001         reg. number/An         (4r)L         111         001           n         001         reg. number/An         (xxi)L         111         001         reg. number/An         (dr)E,PC)         -         -         -         -           (An)         010         reg. number/An         (dr)E,AN         101         reg. number/An         (dr)E,PC)         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	000	111	(xxx).W	reg. number:Dn	000	Du	Derand, All	or source of	the location of	- Specifies	Iress field -	ective Add	Source Effe
Source Effective Addressing modes are allowed as shown:     Dimeter in control of source operation operate operate operation operation operation operation operation opera	Register	Mode	Addr. Mode	Register	Mode	Addr. Mode	ter.	Idress regis	destination ac	cifies the	field - Spo	n Register	Destination
10-Long operation. 10-Long operation. 110 - <u>Cost</u> <u>Mode</u> <u>Register</u> 111 - <u>001</u> <u>(xx),L</u> <u>111 001</u> <u>(xx),L</u> <u>111 100</u> <u>(ds,An,Xn) 101 reg. number.An 10 - <u>010 reg. number.An</u> <u>(xx),L <u>111 001</u> <u>(ds,An,Xn) 110 reg. number.An</u> <u>(ds,An,Xn) 101 reg. number.An</u> <u>(ds,An,Xn) 101 reg. number.An</u> <u>(ds,An,Xn) 101 reg. number.An}</u> <u>(ds,PC) 101 CD at AD1 ACD at ACD AT ACD AT ACD AT AT ACD A</u></u></u>	ata alterable	Register	¹ Mode destination locat own:	0 1 0 1 - Specifies the are allowed as sho	ds: ds: ddress field ddress field	Instruction Field Effective Avaddressi	g operand and	ed: ded to a lon	ind to be move is sign-extences ss register.	f the opera ce operand the addrea	s the size o n. The sour	ds: - Specifie d operatio 2 bits are	Instruction Field – Size field – 11 – Worr all 3
Instruction Fields:       Image: Control operand to be moved:       Image: Control operand to be moved:         Size field - Specifies the size of the operand to be moved:       Size field - Specifies the operand is sign-extended to a long operand and all sign-extended to a long operand and operand sign-extended to a long operand and all sign-extended to a long operand and dress register.       Image: Control operand to a long operand and operand sign-extended to a long operand and all sign-extended to a long operand.         10-Long operand:	0	2 1 (	6 5 4 3	10 9 8 7	<b>nat:</b> 3 12 11	Instruction Form		2 1 urce Register	5 4 3 Mode	8 7 6 0 0 1	10 9 estination Register	3 12 11 Size D	15 14 1
Istruction Fields       Is				ected.	s: Not aff	Condition Code:					fected.	s: Notat mat:	Condition Code: Instruction Form
Image: Notation for the intervention for	n location. The indition codes.	destination ains the cor	er is moved to the ow order byte cont	of the status regist ord, but only the Ic eroes.	e content o rand is a wo	Description: Th source oper The upper t	i operands are	size source done.	l or long. Word e operation is	to be word before th	be specified it quantities	ation may l ded to 32 b	of the opera sign extend
of the operation may be specified to a beyond or long. Word size source operations are source operations and source operation a done.Description: The content of the destination location. The source operation a done.condition codes:Not a fielder.condition codes: <td></td> <td></td> <td></td> <td></td> <td>ce = (Word)</td> <td>Attributes: Siz</td> <td>ister. The size</td> <td>address reg</td> <td>ne destination</td> <td>source to th</td> <td>itent of the</td> <td>ove the cor</td> <td>Description: Mo</td>					ce = (Word)	Attributes: Siz	ister. The size	address reg	ne destination	source to th	itent of the	ove the cor	Description: Mo
Description:: Move the contrant of the source operation address register. The last of the operation address register. The last operation is a word, but only the low order byte contains the condition location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The contrant of the status register is moved to the destination location. The succeoperating is a variation of the status register is moved to the destination location. The succeoperating is a variation of the status register is moved to the destination location. The succeoperating is a variation of the status register is moved to the destination location. The succeoperating is a variation location. The succeoperating is a variation of the status register is moved to the destination location. The succeoperating is a variation location. The variation location. The variation location. The variation location. The variation location is a variation location. The variation location of variation location of variation loc				cea >	OVE CCR, <	Assembler Syntax: MC					Long)	re = (Word,	Attributes: Siz
Attlutus:Size = (Word, Long)Attlutus:Size = (Word, Long)Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus:Attlutus: </td <td></td> <td></td> <td></td> <td>nation</td> <td>CR - Desti</td> <td>Operation: CC Assembler</td> <td></td> <td></td> <td></td> <td></td> <td>&gt;,An</td> <td>DVEA <ea< td=""><td>Assembler Syntax: MC</td></ea<></td>				nation	CR - Desti	Operation: CC Assembler					>,An	DVEA <ea< td=""><td>Assembler Syntax: MC</td></ea<>	Assembler Syntax: MC
Asemble State if work State if work <			2		1						stination	urce → Des	Operation: 2 Sol
Operation:       State = (work, Long)         Assumption:       NovEA < ca> λm         Attribute:       Size = (word, Long)         Attribute:       Size = (word, Long)         Attribute:       Size = (word, Long)         Operation:       Note: CGA - Destination address register, the sign events the non-metation is done.         Operation:       Note: CGA - Destination         Operation:       Note: CGA - Destination       Note: CGA - Destination         Operation:       Note: CGA - Destination       State: State = (Noval)         Operation:       Nove: CGA - Destination       Nove: CGA - Destination       Destination         Operation:       Nove: CGA - Destination       Destination       D	m CCR	fror	om the de Register	Move fro Condition Co	B	from CC			<del>8</del> 8	ove Addre	ź		

MOVE to CCR		Move to the Condition	on Code Register	-	MOVE to CCR	MOVE from SR		Move from th	e Status Register	Ļ	MOVE om SR
Operation: 🖉 So	urce C	ся				Operation: SR-	- Destina	ıtion			
Assembler Syntax: MC	DVE <ea< td=""><td>&gt;,CCR</td><td></td><td></td><td></td><td>Assembler Syntax: MO</td><td>VE SR,&lt;</td><td>6a &gt;</td><td></td><td></td><td></td></ea<>	>,CCR				Assembler Syntax: MO	VE SR,<	6a >			
Attributes: Siz	ce = (Word	(1)				Attributes: Siz	e (Word	(			
Description: Th source oper codes. The	e conten and is a v upper bvi	t of the source opera word, but only the low te is ignored.	and is moved to vorder byte is use	the conditi of to update	on codes. The e the condition	Description: The operand size	content is a wo	of the status reg rd.	gister is moved to the	ne destinatio	location. The
Condition Code						<b>Condition Codes</b>	: Not a	ffected.		•	
	> *					Instruction Form	at:	0 0	7 8 5 4		c
N Set t	he same	as bit 3 of the sourc	e operand.				0 0	0 0 0	1 1 Mode	tive Address	,
C Set t X Set t X Set t X Set t	he same he same he same he same	as bit 2 of the sourc as bit 1 of the sourc as bit 0 of the sourc as bit 4 of the sourc	e operand. e operand. e operand. e operand.			Instruction Field Effective Ad	s: dress fie	ld - Specifies ti	he destination loca	ation. Only de	ita alterable
Instruction Form	at:					addressin	g modes	are allowed as s	shown:		
15 14	13 12	11 10 9 8 7	6 5 4	3 2 1	0	Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
0	0 0	0 1 0 0 1	Effec	tive Address		Dn	000	reg. number.Dn	W.(XXX)	111	000
			Mode	Regist	ler .	An	1	1	(xxx).L	111	001
						(An)	010	reg. number:An	# <data></data>	-	
Instruction Field	S: droot fto	1. Carallian that				(An) + - (An)	011	reg. number:An			
addressing	nodes ar	e allowed as shown:	ocation of the so	urce opera	nd. Unly data	(d18.An)	101	reg. number.An	(d16,PC)	1	ł
D						(d8,An,Xn)	110	reg. number:An	(d8,PC,Xn)		ł
Addr. Mode	Mode	Register	Addr. Mode	Mode	Register						
Du	000	reg. number:Dn	(x:x).W	111	000	Note: A memory	dectinat	ion is read hefo	ro it is written to		
An	-	-	(xxx).L	111	001				ום ון וס אווווסוי וחי		
(An)	010	reg. number:An	# <data></data>	111	100						

Note: MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

010

111

(d16,PC) (d8,PC,Xn)

reg. number:An reg. number:An reg. number:An reg. number:An reg. number:An

010 011 100 110 110

(An) (An) + - (An) (d16,An) (d8,An,Xn)

MOVE from SI	~	Move from the Sta (Privileged ins	ttus Register truction)	fr	MOVE om SR	MOVE to SR		Move to the St (Privileged I	tatus Register nstruction)		MOVE to SR
Operation: If	superviso then SR- bise TRAI	r state - Destination P;				Operation: It	superviso then Sou else TRA	or state rce→SR P;			
Assembler Syntax: M	OVE SR, <	< 8a >		,		Assembler Syntax: N	AOVE < ea	>,SR			
Attributes: Si	ze = (Wor	<b>1</b> )				Attributes: S	ize = (Wor	<b>(</b> )			
Description: Ti operand si	le conten te is a wo	t of the status register ard.	is moved to the	e destinatior	location. The	Description: T source op	he conten erand is a	t of the source ope word and all bits of	the status regis	to the statu ster are affec	s register. The sted.
Condition Code	s: Not a	iffected.				Condition Cod	es: Set a	ccording to the sou	rce operand.		
Instruction For 15 14 0 1	mat: 3 12 1 0 0	1 10 9 8 7 0 0 0 1 1	6 5 4 3 1 Effectiv	2 1 e Address Register	•	Instruction Foi	mat: 13 12 1 0 0 0	1 10 9 8 7	6 5 4 3 1 Effect	I 2 1 ive Address Register	•
Instruction Fiel Effective A addressi	ds: ddress fit ng modes	ald — Specifies the de are allowed as shown	estination locat	ion. Only da	ta alterable	Instruction Fie Effective / address	<b>lds:</b> Address fic ing modes	eld — Specifies the are allowed as sho	location of the wn:	source opera	and. Only data
Addr. Mode	Mode	Recister	Adde Mode	about a	Benjatar	Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
D	000	reg. number:Dn	(xxx).W	111	000	D	000	reg. number:Dn	(XXX).W	111	000
An	1	1	(XXX).L	111	001	An	1	1	(xxx).L	111	001
(An)	010	reg. number:An	# <data></data>	1	1	(AN)	010	reg. number:An	# <data></data>	111	100
(An) +	011	reg. number:An				+ (114) -		reg. number: An			
- (An)	100	reg. number:An				(d16.An)	101	reg. number.An	(dee BC)	111	010
(da &a Ya)	101	reg. number:An	(d16,PC)	1	-	(dg,An,Xn)	110	reg. number:An	(d8,PC,Xn)	111	011
vote: Use the M	AOVE from	The CR Instruction to a	access only the	- condition c	- odes,						

MOVEC		ter (Ac) to the specified general register to the even though the control of bits are read as zeros.		
Move Control Register (Privileged Instruction)	visor state Rc-Rn or Rn-Rc Rc,Rn Rn,Rc ong)	e contents of the specified control regist or copy the contents of the specified register. This is always a 32-bit transfer of mplemented with fewer bits. Unimplemente of affected.	11     0     8     7     6     5     4       1     1     1     0     0     1     1     1       1     1     1     0     0     1     1     1     1       1     1     1     0     0     1     1     1     1       1     1     1     0     0     1     1     1     1       1     1     1     0     0     1     1     1     1       1     1     1     0     0     1     1     1     1       1     1     0     0     1     1     1     1     1       1     1     0     0     1     1     1     1     1       1     1     1     1     0     0     1     1     1       1     1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1       1     1     1     1     1     1     1     1       1     1 </th <th></th>	
MOVEC	Operation: If super then i else T else T <b>Assembler</b> MOVEC Syntax: MOVEC Attributes: Size = (L	Description: Copy th general register specified control register may be in Condition Codes: Ni	Instruction Format: 15 14 13 12 0 - control regi 1 - general register 1 - general register 1 - general register 1 - general register 1 - address register 1 - address register 1 - address register Mex 000 Source Fu 001 Destinatio 801 Vector Ba All other codes c	
MOVE USP		sferred to or from the	2 1 0 Register	
Move User Stack Pointer (Privileged Instruction)	upervisor state ten USP – An or An – USP lse TRAP; VE USP An ve An,USP	= (Long) contents of the user stack pointer are tran dress register. Not affected.	It: 12 11 10 9 8 7 6 5 4 3 12 11 10 9 8 7 6 5 4 3 12 11 10 0 1 1 1 0 0 1 1 0 0 1 1 the address register to the USP. The address register to or from the USP the address register to or from to be transferred.	
MOVE	Operation: If su th el Assembler MO Syntax: Mov	Attributes: Size Description: The specified add Condition Codes:	Instruction Form 1 1 1 0 Instruction Field 0 transfe 1 - transfe 1 - transfe Register field pointer is t	

MOVEM

**Move Multiple Registers** 

Registers -- Destination **Operation:** 

MOVEM register list, < ea> Source - Registers

MOVEM <ea>,register list Assembler Syntax:

Reprinted by permission of Motorola, Inc.

Size = (Word, Long) Attributes: Description: Selected registers are transferred to or from consecutive memory locations the bit corresponding to that register is set in the mask field. The instruction selects how much of each register is transferred; either the entire long word can be moved or just the low order word. In the case of a word transfer to the registers, each word is sign-extended to 32 bits (including data registers) and the resulting long word starting at the location specified by the effective address. A register is transferred if loaded into the associated register.

modes, the registers are transferred starting at the specified address and up MOVEM allows three forms of address modes: the control modes, the predecrement mode, or the postincrement mode. If the effective address is in one of the control through higher addresses. The order of transfer is from data register 0 to data register 7, then from address register 0 to address register 7.

operand length (2 or 4) and down through lower addresses. The order of storing is If the effective address is the predecrement mode, only a register to memory operation is allowed. The registers are stored starting at the specified address minus the from address register 7 to address register 0, then from data register 7 to data

register 0. The decremented address register is updated to contain the address of the last word stored.

through higher addresses. The order of loading is the same as for the control mode f the effective address is the postincrement mode, only a memory to register operation is allowed. The registers are loaded starting at the specified address and up addressing. The incremented address register is updated to contain the address of the last word loaded plus the operand length (2 or 4).

Condition Codes: Not affected

Instruction Format:

•		ter	
-	-	egis	
2	Addre	60	
3	fective		
4	ŭ	Mode	
ıD			
8	4	20	ask
2	•	-	List M
80		2	pister
o	•	-	Rec
9		5	
Ħ	-	-	
12		•	
13		0	
14		-	
15		•	

# MOVEM MOVEM

MOVEM

**nstruction Fields:** 

dr field - Specifies the direction of the transfer:

0-register to memory.

1-memory to register.

Sz field — Specifies the size of the registers being transferred:

0-word transfer.

1-long transfer.

Effective Address field - Specifies the memory address to or from which the registers are to be moved.

For register to memory transfers, only control alterable addressing modes or the predecrement addressing mode are allowed as shown:

Add	X)	0	*			p)	8p)
							603
Register	-	1	reg. number:An	1	reg. number:An	reg. number:An	reg. number:An
Mode	I	1	010		100	101	110
Addr. Mode	Dn	An	(An)	(An) +	– (An)	(d16,An)	(dg,An,Xn)

Regist	000	001	I		1	I
Mode	111	111	1		1	1
Addr. Mode	(xxx).W	(XXX).L	# <data></data>		(d16,PC)	(d8,PC,Xn)

For memory to register transfers, only control addressing modes or the postincrement addressing mode are allowed as shown:

Register

Mode 111

80 6 ł

ł

Addr. Mode	(XXX).W	(xxx).L	# <data></data>			(d16,PC)	(dg,PC,Xn)
	100 8 C				1000		
Register	1	L	reg. number:An	reg. number:An	1	reg. number:An	reg. number:An
Mode	1	1	010	011	1	101	110
Addr. Mode	Dn	An	(An)	1	– (An)	(d16,An)	(dg,An,Xn)

corresponds to the last register to be transferred. Thus, both for control modes Register List Mask field - Specifies which registers are to be transferred. The low order bit corresponds to the first register to be transferred; the high bit 010 111

 
 10
 8
 7
 6
 5
 4
 3
 2
 1
 0

 A2
 A1
 A0
 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0
 A7 A6 A5 A4 A3

and for the postincrement mode addresses, the mask correspondence is

12 11

13

14 15 while for the predecrement mode addresses, the mask correspondence is

D0 D1 D2 D3 D4 D5 D6 D7 A0 A1 A2 A3 A4 A5 A6 A7 0 9 8 7 8 5 4 3 2 1 10 1 12 13 14 5

Note: An extra read bus cycle occurs for memory operands. This accesses an operand at one address higher than the last register image required.

MOVEP Move Peripheral Data MOVEP	Condition Codes: Not affected. Instruction Format: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	Imagination       Imagination       Imagination         Destination       Destination       Destination         Data Register field       Specifies the data register to or from which the data is to be transferred.         Demonstrated       Demonstrate       Demonstrate         Demonstrated       Demonstrate       Demonstrate         Demonstrate       Demonstrate       Demonstrate <th></th>	
MOVEP Move Peripheral Data MOVEP	Operation: ≧ Source → Destination Assembler MOVEP Dx,(d,Ay) Syntax: MOVEP (d,Ay)Dx	The control of the product of the p	15 8 7 0

Ick MOVEQ MOVES Move Address Space (Privileged instruction)	Operation: . If supervisor state then Rn⊸ Destination [DFC] or Source [SFC]- else TRAP;	Assembler MOVES Rn,< ea> Syntax: MOVES < ea>,Rn	a register. The data is contained in an 8-bit a is sign-extended to a long operand and all Attributes: Size = (Byte, Word, Long)	Description: Move the byte, word, or long operand from the sp a location within the address space specified by the destin register. Or, move the byte, word, or long operand from a k space specified by the source function code (SFC) regist register.	red otherwise. If the destination is a data register, the source operand re the destination is sign-extended to 32 bits and then register.	Condition Codes: Not affected.	6 5 4 3 2 1 0 Data Data 15 14 13 12 11 10 9 8 7 6 5 4 3	lister to be loaded. AD Register of 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Instruction Fields: Size field – Specifies the size of the operation: 00-byte operation. 10-word operation. 10-long operation. Effective Address field – Specifies the source or destin- alternate address space. Only alterable memory address shown:	
ð	estinatio		data to a da vord. The da		s negative. Cle s zero. Cleared		10 9 8 7 gister 0	fies the data re data which are		

Image         Mode         Register           Dn         -         -         -           An         -         -         -         -           An         -         -         -         -         -           (An)         010         reg. number.         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	ileged Instruction)			MULS Control	Signed A	Aultiply		
The magnet         Made         Magnet           An         -         -         -           An         -         -         -         -           An         -         -         -         -         -           (An)         010         reg. number:         -         -         -         -           (An)         101         reg. number:         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -				Charation. Source		5		
All         OID         Rep         Number:           (N)         010         rep_number:         rep_number:           (A)         100         rep_number:         rep_number:           (A)         100         rep_number:         rep_number:           (A)         100         rep_number:         rep_number:           (A)         101         rep_number:         rep_number:           (A)         100         rep_number:         rep_number:           (A)         represention:         represention:         represention:           (A)         Sate:         represention:         represention:           (A)         Sate:         represention:         represention:           (A)         represention:         represention:         represention:           (A)         represention:         represention:         represention:           (A)         rep:         rep:         rep:	Addr. Mode	Mode	Register	Assembler				
(A)         010         non-number.           (A)         100         neg. number.           (A)         101         neg. number.           (A)         101         neg. number.           (A)         101         neg. number.           (A)         101         neg. number.           (A)         110         neg. number.           (B)         110         Neg. the old number.           (B)         110         Specifies the old negritor.           (C)         Specifies the old negrit	(XXX).L	111	001	Syntax: MULS<	cea>,Dn 16×16	i−32		
An)+         011         reg. number.           -(An)         100         reg. number.           -(An)         101         reg. number.           -(An,Xh)         101         reg. number.           An,Xh)         110         reg. number.           An,Xh)         110         reg. number.           An,Xh)         110         reg. number.           An,Xh)         110         reg. number.           Offeld         Specifies the type of gister field         Specifies the register.           Offeld         Specifies the direction         register field           Offeld         Specifies the direction         reg           Offeld         Specifies the direction         reg           Offeld         Specifies the direction         reg           Offeld         Specifies the register to < e	An # <data></data>	1	ł					
(Am)         100         reg. number.           (a,An)         101         reg. number.           (a,A,Xn)         110         reg. number.           (aA,Xn)         110         reg. number.           (aB, Carlot and a register.         gister field - Specifies the register.           (aB, Carlot - Specifies the direction         -0           (aB, Carlot - Specifies the register to <e< td="">         -0           (aB, Carlot - Specifies the register to &lt;</e<>	.An			Attributes: Size = (	Word)			
101         101         reg. number.           An.Xn)         110         reg. number.           An.Xn)         110         reg. number.           Analysis         register.         reg. number.           1-address register.         register.         register.           1-address register.         register.         register.           1-address register.         register.         register.           1-doress register.         register.         reg.           0-doress register.         register.         reg.           1-from general register to <	An						i :	
SAN.Xn)     110     reg. number.       D field     Specifies the type of 0 - data register.       D - data register.     - data register.       gister field     Specifies the direction of field     - Specifies the rection of from < ea> to general register to < e 0 - from general register to < e or       VES.x An.(An) +     or       OVES.x An., - (An)       defined operation. The values is	:An (d16.PC)	1	1	Description: Multip	y two signed operands	yielding a signed	I result. The	operatio
D field — Specifies the type of 0-data register. 1-address register. gister field — Specifies the re- field — Specifies the direction 0-from <ea> to general register to <e 0-from general register to <e 0-from general register to <e 0VES.x An,(An) + 0VES.x An,(An) + or or or or or or or or or or</e </e </e </ea>	:An (d8,PC,Xn)	8	1	performed usin	g signed arithmetic.			
1 — address register. gister field — Specifies the re- field — Specifies the direction 0 — from <ea> to general regi 1 — from general register to <e or OVES.x An, (An) + or OVES.x An, - (An) ere An is the same address to defined operation. The value si</e </ea>	ıf general register:			The multiplier word operand. J is unused. All 3	and multiplicand are bo A register operand is tak 2 bits of the product an	oth word operand en from the low of e saved in the de	ls and the i rder word, th stination da	esult is e upper v ta regist
DVES.x An.(An) + or DVES.x An, - (An) DVES.x An, - (An) tere An is the same address r defined operation. The value si	sgister number. n of the transfer: ister. ea.>.			Condition Codes:	00			
here An is the same address re defined operation. The value si				N Set if the Z Set if the V Set if ow C Always o	result is negative. Clea result is zero. Cleared o erflow. Cleared otherwis ileared.	red otherwise. otherwise. e.		
	egister for both source art	nd destination	ttion and is an	X Not affer Instruction Format:	sted.			
	NOT			15 14 13 ****	2 11 10 9 8 7	6 5 4 3	2 1	
On the MC68010 and MC6 the incremented or the de	8020 implementations, the eccemented value of An Thi	value stor	ed is	1 1 0	Dn Register 1 1	1 Effectiv	ve Address Register	
tion may not appear on fu	uture devices.			Instruction Fields: Register field -	- Specifies one of the da	ita registers. This	field alway:	specifie
				destination. Effective Addre modes are al	ss field — Specifies the lowed as shown:	source operand.	Only data a	ddressin
				Addr. Mode Mc	de Register	Addr. Mode	Mode	Register
				Dn	0 reg. number:Dn	W.(xxx)	111	000
				- An	1	(XXX).L	111	001
				(An) 0	0 reg. number.An	# <data></data>	111	100
				(An) + 0	11 reg. number:An			
				- (An) 1( (d*e.An) 1(	00 reg. number:An	(die PC)	111	010
				(da,An,Xn) 1	10 reg. number:An	(da.PC.Xn)	111	011

Operation: Sou	urce*Dest	tination → Destina	tion			Operation: 0	- Destina	ttion10 - X - D	estination		
Assembler Syntax: MUI	LS <ea>,</ea>	,Dn 16 × 1	6-32			Assembler Syntax: NE	SCD < ea>	^			
Attributes: Size	e = (Word	(				Attributes: Si	ze = (Byte)				
Description: Mulis performed	itiply two	unsigned operan	ds yielding a unsig ic.	ned result.	The operation	Description: Th tracted fror	n zero. The	d addressed as e operation is per	the destination ar formed using decin	id the exter nal arithmet	id bit are s ic. The resul
<ul> <li>The multipli</li> <li>word operan</li> <li>is unused. #</li> </ul>	ier and r nd. A regi All 32 bits	nultiplicand are b ster operand is ta s of the product a	oth word operands ken from the low o ire saved in the de	s and the re rder word, t stination d	isuit is a long ne upper word ata register.	saved in the the destina set. This is Condition Code	a desunati tion if the a byte op s:	extend bit is cleared only.	ar, the nines compound	olement if th	e extend bi
Condition Codes	ں <					Z 7 *	> 7	_			
*	0					N Unde	efined.				
N Set if Z Set if V Set if C Alway	f the resu f the resu f overflow tys cleare	uit is negative. Cle uit is zero. Cleared v. Cleared otherwi d.	ared otherwise. I otherwise. se.			Z Clea V Undo C Set i X Set i	red if the efined. If a borrow the same a	result is non-zer. v (decimal) was g as the carry bit.	o. Unchanged othe enerated. Cleared	wise. otherwise.	
X Not a	affected.					Norr	nally the Z	condition code	NOTE bit is set via progra	amming bef	ore the start
Instruction For 15 14 1.	mat: 13 12 1	1 10 9 8 Bariatar	7 6 5 4 3	2 1 Ve Ardress	0	ano mult	peration. T iple precis	This allows succe sion operations.	ssful tests for zero	results upor	n completior
-	0 0	Dn	1 1 Mode	Registe	_	Instruction For	<b>nat:</b> 3 12 11	10 9 8	7 6 5 4 3	6	0
Instruction Field Register fie	lds: eld — Spe ion	ecifies one of the	data registers. This	s field alway	s specifies the	-	0	0 0 0	0 0 Effect Mode	ive Address Register	
Effective A modes a	vddress fi Ire allowe	eld — Specifies tl od as shown:	he source operand	Only data	addressing	Instruction Field Effective A	ds: ddress fiel modes ar	ld — Specifies th	e destination opera	and. Only da	ta alterable
Addr. Mode	Mode	Recister	Addr. Mode	Mode	Register	Rippon	10 000011				
Dn	000	reg. number:Dn	(xxx).W	111	000	Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
An	1	l	(XXX).L	111	001	Du	000	reg. number:Dn	(xxx).W	111	000
(An)	010	reg. number:An	# <data></data>	111	100	An	1	-	(xxx).L	111	001
(An) +	011	reg. number:An				(An)	010	reg. number:An	#< data >	ŀ	1
- (An)	100	reg. number:An			010	+ (An) +	011	reg. number:An			
(d16,An)	101	reg. number:An	(016,PC)	111	010	– (An)	100	reg. number:An			
(08,An,An)	211	I Leg. Hummer.				(dec An)	101	red number:An	(018.PC)	1	l

U	Nega	ę		NEG	NEGX		Negate with	Extend		VEGX
t <b>ion:</b> 0 - Desti	ination - Destination				Operation:	) - Destinatio	n-X-Destination			
bler : NEG <ea< td=""><td>^</td><td></td><td></td><td></td><td>Assembler Syntax:</td><td>NEGX <ea></ea></td><td></td><td></td><td></td><td></td></ea<>	^				Assembler Syntax:	NEGX <ea></ea>				
tes: ) Size=(By	te, Word, Long)				Attributes: ³	Size = (Byte, V	Vord, Long)			
otion: The opera sult is stored in ecified to be byt	ind addressed as the the destination loca e, word, or long.	destination is s ation. The size (	ubtracted f of the oper	rom zero. The ation may be	Description: tracted fr operation	The operand om zero. The may be spec	addressed as the result is stored in cified to be byte, we	destination and the destination ord, or long.	the extend location. The	bit are sub- size of the
on Codes: N 2 V	0 +				Condition Cod × N	<b>les:</b> Z V C * * *			•	
N Set if the re Z Set if the re V Set if an ove C Cleared if th X Set the sam	sult is negative. Cleare sult is zero. Cleared of arflow is generated. Cl ie result is zero. Set of e as the carry bit.	ed otherwise. therwise. eared otherwise. therwise.			SOS N N N N N N N N N N N N N N N N N N	t if the result eared if the re t if an overflo t if a borrow t the same a:	is negative. Cleare ssult is non-zero. U w is generated. Clear is generated. Clear s the carry bit.	id otherwise. nchanged otherw eared otherwise. ed otherwise.	rise.	
ion Format: 14 13 12 1 0 0	11 10 9 8 7 0 1 0 0 Siz	6 5 4 3 Effectiv	2 1 9 Address	•	an Mc	ormally the Z operation. Th ultiple-precisi	condition code bit is allows successfi on operations.	NOTE is set via progran ul tests for zero re	nming before ssults upon c	the start of ompletion of
ion Fields: e field — Specif 0-byte operati	les the size of the ope on.	sration.			Instruction Fo	ormat: 13 12 11	10 9 8 7	6 5 4 3 Effective	2 1 0	
11-word operat 0-long operati ective Address fi Iressing modes	ion. on. ield — Specifies the de are allowed as shown:	estination operar	ld. Only dat	a alterable ad-	Instruction Fi	elds: eld - Specifi	es the size of the o	Mode peration.	Register	_
Mode Mode	Register	Addr. Mode	Mode	Register	01-10	word operation	on.			
000 u	reg. number:Dn	(xxx).W	111	000	10-	long operatic	n.			
-	-	(xxx).L	111	001	Effecti	ve Address fi	eld - Specifies the	destination oper	and. Only da	ta alterable ad
An) 010	reg. number:An	# < data >	1	1	ares	sing modes a	IFE ALLOWED AS SHOW	.u.		
1)+ 011	reg. number:An									-
Ani 101	red number.An	(dee PC)			Addr. Mod	Mode	Register	Addr. Mode	Mode	Register
n Xn1 110	red number An	(de PC Xn)			5	000	reg. number:Dn	W.(XXX)	111	000
		10010 1901			An		rao number An	(XXX).L		100
					(An) +	011	reg. number:An	# < 0418.		1
					- (An)	100	reg. number:An			
					No. of Concession, Name					The second se

382

Reprinted by permission of Motorola, Inc.

LON	No Operation	L			Logical	Compien	ent			
Operation:	None	Ť	Operation:	- Destinati	on → Destinati	ion				
Assembler Syntax:	NOP		Assembler Syntax:	VOT < ea>						
Attributes:	Unsized		Attributes:	Size = (Byte,	Word, Long)					
Description. is unaff tion. Th are con prevent Condition Co	No operation occurs. The processor state, other than the program counfected. Execution continues with the instruction following the NOP instruction does not complete execution until all pending bus cympleted. This allows synchronization of the pipeline to be accomplished, is instruction overlap.	nter, truc- cles and	Description: stored in byte, wor condition Cod	The ones co the destina d, or long. <b>es:</b> v c * 0 0	mplements of th tion location. Ti	he destina he size of	tion operari the operation	d is taken a on may be s	nd the result specified to t	<u></u> Ø
Instruction	Format: 1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 1 0 0 1 1 1 0 0 1		X C C Z NO	t if the resu t if the resu ways cleare ways cleare t affected.	ilt is negative. C lit is zero. Clear d.	cleared ot red otherw	herwise. ise.			
			Instruction Fo	ormat: 13 12 11 0 0 0	1 9 8	7 6 Size	5 4 3 Effectiv	2 1 e Address	•	
*			Instruction Fk Size fie 00	eids: byte operat byte operat word opera long operative Address sing modes	fies the size of ion. tion. ion. field — Specifie are allowed as	the opera es the desi shown:	tion. ination ope	rand. Only c	lata alterable	gd
			Addr. Mode	Mode	Register		Addr. Mode	Mode	Register	
			Dn	000	reg. number:Dn	70	W.(xxx)	111	000	
			An	1	1	1	(xxx).L	111	001	
			(An) (An) +	010	reg. number:An reg. number:An	3	# <data></data>	1	L	
			- (An)	100	reg. number:An				,	
			(d16,An)	101	reg. number:An		(d16.PC)	-	1	
			(dg,An,Xn)	110	reg. number:An		(dg,PC,Xn)	-		

FC

FON

0H

Inclusive OR Logical

0 R OR

Source v Destination --- Destination Operation: 7

OR <ea>,Dn OR Dn,<ea> Assembler Syntax:

Size = (Byte, Word, Long) Attributes:

Description: Inclusive OR the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The contents of an address register may not be used as an operand.

### **Condition Codes:**

0	c
٨	0
Z	•
z	•
×	1

- Set if the most significant bit of the result is set. Cleared otherwise.
  - Set if the result is zero. Cleared otherwise.
    - Always cleared.
      - Always cleared.
- Not affected. ZNOX

## Instruction Format:

	í
0	
-	
2	
e	
4	
5	
9	
7	
80	
6	
10	
1	
12	
13	
14	
15	
	ĺ

 e Address	Register
Effective	Mode
0-11-1-	Op-mode
	register
4	2
4	2
4	2
	-

## Instruction Fields:

Register field — Specifies any of the eight data registers. Op-Mode field —

- Operation Word Long Byte
- $(< ea>)v(< Dn>) \rightarrow < Dn>$ 010 8 80
  - < Dn>)v(< ea>) → < ea> 110 101 100
    - Effective Address field --

If the location specified is a source operand then only data addressing modes are allowed as shown:

_		_	_	_	_		
Register	reg. number:Dn	-	reg. number:An				
Mode	000		010	011	100	101	110
Addr. Mode	Dn	An	(An)	(An) +	- (An)	(d16,An)	(dg,An,Xn)

Γ						
Register	000	001	100		010	011
Mode	111	111	111		111	111
Addr. Mode	(XXX).W	(xxx).L	# < data >		(d16,PC)	(d8.PC,Xn)

If the location specified is a destination operand then only memory alterable addressing modes are allowed as shown:

-							
Register	I	-	reg. number:An	reg. number:An	reg. number:An	reg. number:An	and accelerated
Mode	-		010	011	100	101	140
Addr. Mode	Dn	An	(An)	(An) +	– (Ån)	(d16.An)	Id- As Val

Register	000	001	1		1	1	
Mode	111	111	I		1	1	
Addr. Mode	(XXX).W	(xxx).L	# <data></data>		(d16.PC)	(dg,PC,Xn)	

Notes: 1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead.

2. ORI is used when the source is immediate data. Most assemblers automatically make this distinction.

ORI	10 0 0 1			odes and store the				wise. wise.	wise.	wise.		0														
I Inclusive OR Immediate	CCK to Condition Codes	stion:   Source v CCR -+ CCR	mbler bx: ORI # <data>,CCR</data>	<pre>wutes: Size = (Byte) ription: Inclusive OR the immediate operand with the condition cc</pre>	esuit in the low-order byte of the status register. Hinn Codes:	X N Z V C		N Set if bit 3 of immediate operand is one. Unchanged other 2 Set if bit 2 of immediate operand is one. Unchanged other	V Set if bit 1 of immediate operand is one. Unchanged other C Set if bit 0 of immediate operand is one. Unchanged other	X Set if bit 4 of immediate operand is one. Unchanged other	uction Format:	15         14         13         12         11         10         9         8         7         6         5         4         3         2         1           0         0         0         0         0         0         0         1         1         1         1         0         0         0         0         0         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 </th <th>0 0 0 0 0 0 0 0 0 Byte Data (8 Bits)</th> <th></th>	0 0 0 0 0 0 0 0 0 Byte Data (8 Bits)													
9.	10	Opera	Asser Synta	Attrib Desci	Condi		_				Instru	Ĺ.		,												
ORI				d and store the specified to be sration size.			ierwise.				0		1					ta alterable ad-		Register	000	001	1		1	
				on operand n may be es the ope			leared oth				2 1	Address Register						d. Only da		Mode	111	111	1		1	-
mediate	Destination			o the destinatio of the operatio ate data match			result is set. C	erwise.			5 4 3	Effective Mode	Byte Data			ition.		tination operan		Addr. Mode	W.(xxx)	(xxx).L	# <data></data>		(d16,PC)	(dg,PC,Xn)
OR Im	ion ↓ [			e data t he size immedia			t of the	red othe			7 6	Size		Data		ie opera		the dest	hown:				and then	12.55		-
Inclusive	ata v Destinat	>,<8a>	Word, Long)	the immediat on location. T he size of the		_	significant bi	t is zero. Clea I.	_		10 9 8	0		Long	•	the size of tr		1 - Specifies	allowed as s	Register	reg. number:Dn		reg. number:An	reg. number:An	reg. number:An	reg. number:An
	mediate D	II #< data>	te = (Byte,	clusive OR destination or long. Th	ں <	0 0	f the most	t the resul ys cleared	iys cleared affected.	nat:	3 12 11	0	Word Data		ls:	- specifies operation.	l operation	Idress field	modes are	Mode	000	-	010	100	101	110
ORI	Operation: Im	Assembler Syntax: OF	Attributes: Siz	Description: Ind result in the byte, word,	Condition Code	*	N Set i	V Alwa	C Alwa X Not	Instruction Forn	15 14 1	0 0		juli -	Instruction Field	olo-byte	01-word	Effective Ac	dressing	Addr. Mode	Du	An	(An)	(AII) + - (AII)	(d16,An)	(dg,An,Xn)
Reprin	ted by	perm	ission	of Motorol	a, Inc.																					

Immediate field — (Data immediately following the instruction): If size = 00, then the data is the low order byte of the immediate word. If size = 01, then the data is the entire immediate word. If size = 10, then the data is the next two immediate words.

ORI	Inclusive OB Immediate to the Status Bacister	RI PEA		Push Effective	Address		PEA
to SR	(Privieged Instruction)	R Operation:	SP - 4 → SP	EA → (SP)			
Operation:	If supervisor state then Source v SR-SR else TRAP;	Assembler Syntax: Attributer:	PEA <ea></ea>				
Assembler Syntax:	ORI # <data>,SR</data>	Description:	The effectiv	e address is compute	d and pushed or	nto the stac	c. A tong word
Attributes:	Size = (Word)	Condition C	Mae. Not a	ffected			
Description: register affected	Inclusive OR the immediate operand with the contents of the st and store the result in the status register. All bits of the status registe 1.	are Instruction 1	ormat: 13 12 11	10 9 8 7	0 4 13	5 I.	
Condition Co	odes:	0	0 0 1	0 0 0 0	1 Effectiv	e Address Register	
Z *	Z < C	Instruction I	ileids: Addrese fie	Id - Cracifiae the ac	idraee to he nu	the other the the	ta stack Only
N N	iet if bit 3 of immediate operand is one. Unchanged otherwise. iet if bit 2 of immediate operand is one. Unchanged otherwise.	contr	ol addressing	modes are allowed a	IS Shown:		10 3100V. (11)
S	iet if bit 1 of immediate operand is one. Unchanged otherwise.	Addr. Mode	Mode	Register	Addr. Mode	Mode	Register
တ ပ	let if bit 0 of immediate operand is one. Unchanged otherwise.	Dn		1	(xxx).W	111	000
×	iet if bit 4 of immediate operand is one. Unchanged otherwise.	An	1	1	(xxx).L	111	001
		(An)	010	reg. number:An	# <data></data>	I	I
Instruction F	ormat:	(An) +	1	1			
	13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 0 0 1	- (An) (d+e An)	1 10	reo number An	(die PC)	111	010
	Word Data (16 Bits)	(d8,An,Xn)	110	reg. number:An	(d8, PC, Xn)	111	011

RESET	Reset External Devices (Privileged Instruction)	RESET	ROL	ROL	
Operation: If supervisor s then Assert	tate RESET Line		NON	Rotate (Without Extend)	
else TRAP;			Operation:	Destination Rotated by <count> → Destination</count>	
Assembler Syntax: RESET			Assembler Syntax:	ROd Dx,Dy ROd # <data>,Dy ROd <ea></ea></data>	
Attributes: Unsized				where d is direction, L or R	
Description: The reset line i	is asserted for 124 clocks, causing all ex	ernal devices to be	Attributes:	Size = (Byte, Word, Long)	
reset. The processor execution continues w	state, other than the program counter, vith the next instruction.	is unarrected and	Description: hit is no	Rotate the bits of the operand in the direction (L or R) specified. The extend tincluded in the rotation. The rotate count for the rotation of a redister may	
Condition Codes: Not affe	ected.		be spec 1. Imme	ified in two different ways: and the provide court is specified in the instruction (rotate range, 1-8).	
Instruction Format:	• • • • • • • • • • • • • •	c •	2. Regis tion	ter — the rotate count is contained in a data register specified in the instruc-	
1 2 2 2 4 2 2		0	The size memory	of the operation may be specified to be byte, word, or long. The content of may be rotated by one bit only and the operand size is restricted to a word.	
			For ROL count. B low ords	, the operand is rotated left; the number of positions rotated is the rotate its rotated out of the high order bit go to both the carry bit and back into the ar bit. The extend bit is not modified or used.	
pe			ROL:	C	
			For ROI count. E order bi	A, the operand is rotated right; the number of positions rotated is the rotate bits shifted out of the low order bit go to both the carry bit and back into high t. The extend bit is not modified or used.	
			ROR	Operand	
			Condition C	odes: z v c * 0 *	
			ZN>0 X	et if the most significant bit of the result is set. Cleared otherwise. the if the result is zero. Cleared otherwise. Iways cleared. et according to the last bit rotated out of the operand. Cleared for a rotate ount of zero.	

DD

**Reset External Devices** 

Intraction date       Mathematical field.       Mathemathematical field.       Mathematical field.	ROL ROR Instruction Format	(Registe	Rotate (Withou or Rotate): 10 9 8 7 Dotater dr Size	ut Extend)	2 1 C	ROL	ROXL       ROXL       ROXL         ROXP       Rotate with Extend       ROXL         ROXP       Destination Rotated with X by <count> - Destination         Assembler       ROXD Dx,Dy         RoXd #<data>,Dy         ROXd <ea></ea></data></count>
0-long operation:       0-long operation:         11/1-0. Specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotate count:       11/1-0. Specifies register rotate count:         11/1-1. specifies register rotated rotated into the low credition rotated into the low creditint rotated rotated into the low creditint rotated rota	Instruction Fields ( Rotate/Registe If i/r = 0, the rand If i/r = 1, the dr field — Spe 0 — rotate ref Size field — St 00 — byte op 00 — byte op	(Register er field - rotate c ge of 8, rotate c his field cifies th jht. ft. ft. eration.	- Rotate): - Rotate): - Roturt is specified in 1 to 7 respectively. - Andulo 64) is - Andulo 64) is - Andulo 64) is - Andulo 64 is - Andulo 65 is - Andulo 6	n this field. The s contained in 1 rotate: eration:	values 0, 1-7 he data regis	represent a ter specified	<ul> <li>Attributes: (Size = (Byte, Word, Long)</li> <li>Description: Rotate the bits of the destination operand in the direction specified. The extend bit (X) is included in the rotation. The rotate count for the rotation of a register and bit (X) is included in two different ways: <ol> <li>Immediate — the rotate count is specified in the instruction (rotate range, 1-8).</li> <li>Register — the rotate count (modulo 64) is contained in a data register specified in the instruction.</li> </ol> </li> </ul>
Instruction Format (Memory Rotate):       BOXL:       C       PORL:       C       Operand       A         i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i       i	10-long op l/r field - lf i/r = 0, spe- lf i/r = 1, spe- Register field -	eration. cifies in cifies re	mediate rotate col gister rotate count files a data registe	ount. t. sr whose conter	it is to be roti	ated.	For ROXL, the operand is rotated left; the number of positions rotated is the rotate count. Bits rotated out of the high order bit go to both the carry and extend bits; the previous value of the extend bit is rotated into the low order bit.
Instruction Fields (Memory Rotate):       of field - Specifies the direction of the rotate:         of field - Specifies the direction of the rotate:       of field - Specifies the operand to be rotated. Only memory attende left.         0 - rotate right.       0 - rotate right.         0 - rotate right.       0 - rotate sign.         0 - rotate right.       0 - rotate right.         0 - rotate right.       0 - rotate rotate right.         0 - rotate rotaterotate rotate rotate rotate rotate rotate r	Instruction Format	(Memor 12 11 0 0	y Rotate): 10 9 8 7 1 1 dr 1	6 5 4 3 1 Mode	ive Address Negister		ROXL: C A Derand Corrected to Correct the contract the count. Bits rotated out of the low order bit go to both the carry and extend bits; the previous value of the extend bit is rotated into the high order bit.
Addr. HodeNoteRegister $\Delta dr. HodeModeRegisterDn  Dn  Dn  An  (An)010reg. number:An(An)010reg. number:An(An)010reg. number:An(An)010reg. number:An(An)010reg. number:An(An)100reg. number:An(A_{10}, PC) (A_{10}, PC)-$	Instruction Fields ( dr field — Spe 0 — rotate rig 1 — rotate lef Effective Addre alterable add	(Memory ocifies th jht. ft. ess field dressing	Rotate): le direction of the r I Specifies the c I modes are allowe	rotate: operand to be r	otated. Only r	nemory	ROXR: A Coperand Condition Codes:
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Addr. Mode	Mode	Register	Addr. Mode	Mode	Register	X N Z V C
(A)     010     reg number.An $\sqrt{edab}$ 2     S et if the result is zero. Cleared otherwise.       (A)+     011     reg number.An $\sqrt{edab}$ -     2     S et if the result is zero. Cleared otherwise.       (A)+     011     reg number.An $\sqrt{(d_{16}, PC)}$ -     2     S et according to the last bit rotated out of the operand. Set to the value.       (An)     100     reg. number.An $(d_{16}, PC)$ -     X     X excording to the last bit rotated out of the operand. Set to the value.       (d ₁₀ , AnXin)     101     reg. number.An     (d ₁₀ , PC)      -     X     S et according to the last bit rotated out of the operand. Unaffect (d ₁₀ , AnXin)	Dn			(xxx).W	111	000	N Sat if the most significant hit of the result is eat Cleared otherwise
(An)+     011     reg number.An       - (An)     100     reg. number.An       - (An)     100     reg. number.An       (416,PC)     -     -       (46,An,Xn)     110     reg. number.An       (46,PC,N)     -     -       (46,An,Xn)     110     reg. number.An       (46,PC,N)     -     -       (46,PC,N)     -     -       (46,PC,N)     -     -       (46,PC,N)     -     -	(An)	010	reg. number:An	#< data >	. 1	1	Z Set if the result is zero. Cleared otherwise.
-(An)     100     reg. number: An       (d16, An)     101     reg. number: An       (d16, An)     101     reg. number: An       (d16, An)     110     reg. number: An	(An) +	011	reg. number:An				V Always cleared.
(d16,An) 100     reg. number/An     (d18,PC,Xn)     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -	- (An)	100	reg. number:An				C Set according to the last bit rotated out of the operand. Set to the value of the
(08,An,Xn) 110 [reg. number:An] (08,Pu,Xn) Note accounting to the last out of the operand. Unarried	(d16.An)	101	reg. number:An	(d18,PC)	1	1	V Set consider to the task bit stated and of the second stated by
	(d8,An,Xn)	DEL	reg. number:An	(08,PU,An)	-	1	<ul> <li>Set according to the last bit rotated out of the operand. Unantected for a rotate count of zero.</li> </ul>

Reprinted by permission of Motorola, Inc.

Return and Deallocate Parameters RTD	<ul> <li>n: (SP) → PC; SP + 4 + d → SP</li> <li>er</li> <li>RTD #&lt; displacement&gt;</li> <li>s: Unsized</li> </ul>	On: The program counter is pulled from the stack. The previous program ter value is lost. After the program counter is read from the stack, the displacet value (16 bits) is sign-extended to 32 bits and added to the stack pointer. n Codes: Not affected. n Format:          1       1       0       0       1       1       0       0	In Field: lacement field — Specifies the twos complement integer which is to be sign- tended and added to the stack pointer.									
AOXL RTI	Operati Assemt Syntax: Attribut	Descrip present a cou- mer r specified Condition instruct	Instruct Dis; e		hory	Register	000	001	1			1
	2 1 0 Register	alues 0, 1-7 re t data registe	s to be rotate	2 1 0 Address Register	ted. Only mer	Mode	111	111	1		1	1
Extend	0 2 4 3	this field. The v contained in the tate: ation:	nt. whose content is	5 4 3 Effective	tate: erand to be rotal as shown:	Addr. Mode	(xxx).W	(xxx).L	# <data></data>		(d16,PC)	(d8,PC,Xn)
with	7 Size	ied in ively. 64) is the ro the ro	e cour count. jister	7 6	the ro							
Rotate	er Rotate): 10 9 8 Rotater dr	r Rotate): 	nmediate rotat gister rotate c fies a data reg	y Rotate): 10 9 8 1 0 dr	Rotate): le direction of - Specifies t modes are all	Register	1	1	reg. number:An	reg. number:An	reg. number:An	reg. number:An
	hat (Regist	Is (Registe ster field – he rotate of 8, he rotate of 8, he rotate of 1, right. left. Specifies th right.	operation. operation. pecifies in pecifies re d - Speci	<b>1at (Memor</b> 12 11 0 0	s (Memory pecifies th right. left. dress field ddressing	Mode	1		010	100	101	110
ROXL	Instruction Form	Instruction Flek Rotate/Regi If I/r = 0, t If I/r = 1, t dr field - S 0-rotate Size field - 00-brvid	01 - word 10 - long 10 - long 10 - long 11 trield - lit tir = 0, s lit tir = 1, s Register fiel	Instruction Form	Instruction Field dr field — S 0—rotate 1—rotate Effective Ad alterable a	Addr. Mode	ŋ	An	(An) (An) +	- (An)	(d16,An)	(dg,An,Xn)

389

Reprinted by permission of Motorola, Inc.

S SBCD Subtract Decimal with Extend SBCI	<b>Operation:</b> Destination $-$ Source $-$ X $-$ Destination	Assembler SBCD Dx,Dy Syntax: SBCD -(Ax), -(Ay)	Attributes: Size = (Byte)	<ul> <li>Description: Subtract the source operand from the destination operand with the extenblict and store the result in the destination location. The subtraction is performed using decimal arithmetic. The operands may be addressed in two different ways:         <ol> <li>Data register to data register: The operands are contained in the data register specified in the instruction.</li> <li>Memory to memory: The operands are addressed with the predecrement address ing mode using the address registers specified in the instruction.</li> </ol> </li> </ul>	Condition Codes: x N z V C * U * U *	<ul> <li>N Undefined.</li> <li>Z Cleared if the result is non-zero. Unchanged otherwise.</li> <li>V Undefined.</li> <li>C Set if a borrow (decimal) is generated. Cleared otherwise.</li> <li>X Set the same as the carry bit.</li> </ul>	Normally the Z condition code bit is set via programming before the start c an operation. This allows successful tests for zero results upon completion o multiple-precision operations.	Instruction Format:         15         14         13         12         11         10         8         7         6         5         4         3         2         1         0           1         0         0         0         Register         1         0         0         0         N/Ay         1         0         0         0         N/Ax	Instruction Fields: Register Dy/Ay field — Specifies the destination register. If R/M = 0, specifies a data register. If R/M = 1, specifies an address register for the predecrement addressing mode R/M field — Specifies the operand addressing mode: 0—The operation is data register to data register. 1—The operation is memory to memory. Register Dx/Ax field — Specifies the source register: If R/M = 0, specifies a data register.
RTS Return from Subroutine RTS	Coperation: (SP)→PC; SP+4→SP	Assembler Syntax: RTS	Attributes: Unsized	Description: The program counter is pulled from the stack. The previous prograt counter is lost.         Condition Codes:       Not affected.         Instruction Format:       5       4       3       1       0       1       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       1       0       1       0       1       1       0       1       1       0       1       0       1       1       0       1       1       0       1 <th1<< td=""><td></td><td></td><td></td><td></td><td></td></th1<<>					

Scc		Set According	to Condition		Scc	STOP	Load Status Register and Stop (Privileged Instruction) STOF
Operation:	If Condition then 1s→ else 0s→ L	True Destination Destination;				Operation:	If supervisor state then (Immediate Data-SR; STOP) else TRAP;
Assembler Syntax:	Scc < ea>					Assembler Syntax:	STOP # <data></data>
Attributes:	Size = (Byte)					Attributes:	Unsized
Description: specifie to FALS	The specific ad by the effec SE (all zeroes)	ed condition code tive address is set "cc" may specify	is tested; if the control of the control of the control of the following control of the followin	ondition is otherwise t ditions:	true, the byte hat byte is set	Description: gram co fetchin	The immediate operand is moved into the entire status register; the pr punter is advanced to point to the next instruction and the processor stop g and executing instructions. Execution of instructions #esumes when therming resets accention occurs. A trace exception will occur if the trac
CC carry cle CS carry set EC equal F never tru GE greater d GT greater d HI high LE less or ex	ar 010 t 010 ie 011 ie 011 han 011 han 011 111 han 001	$\begin{array}{c} 0 & \overline{C} \\ 1 & C \\ 1 & Z \\ 1 & Z \\ 0 & N-V + \overline{N} \cdot \overline{V} \\ 0 & N-V + \overline{N} \cdot \overline{V} \\ 0 & \overline{C} - \overline{Z} + \overline{N} \cdot \overline{V} \\ 1 & \overline{C} - \overline{N} \cdot \overline{V} \end{array}$	LS low or same LT less than MI minus NE not equal PL plus T always true VC overflow sel	0011 1011 1011 1011 1010 0000 1000 100	N N N N N N N N N N N N N N	states, nades, nades, nades, restruct asserte immediate imme	on when the STOP instruction begins execution. If an interrupt request d with a priority higher than the priority level set by the immediate data, an i exception occurs, otherwise, the interrupt request has no effect. If the bit hediate data corresponding to the S-bit is off, execution of the instruction w a privilege violation. External reset will always initiate reset exception ing.
Condition C	odes: Not a	ffected.				Condition C	odes: Set according to the immediate operand.
Instruction 15 14	Format:	10 9 8 7 Condition	6 5 4 3 1 Mode	2 1 Address Register		Instruction 15 1	Format:         6         5         4         3         2         1         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         1         0         0         1         1         0         0         1         0         0         1         1         0         0         1         1         0         0         1         0         0         1         0         0 </td
Instruction   Conditi Effectiv store	<b>Fields:</b> on field — Or e Address fie d. Only data a	ne of sixteen condi- id — Specifies the alterable addressin	tions discussed in location in which t g modes are allow	description he true/fals ed as show	l. e byte is to be n:	<b>Instruction</b> Immed	Fields: field — Specifies the data to be loaded into the status register.
Addr. Mod	e Mode	Register	Addr. Mode	Mode	Register		
Dn	000	reg. number:Dn	(xxx).W	111	000		
An	1	ł	(XXX).L	111	001		
(An)	010	reg. number.An	#< data >	1	1		
(An) +	110	reg. number:An			T		
(d18.An)	101	reg. number:An	(d16,PC)	1	-		
/do An Xn	110	ran number An	Ido DC Yol				

la, Inc.

Note: 1. An arithmetic one and zero result may be generated by following the Scc in-struction with a NEG instruction.

Subtract Binary

SUB SUB

SUB

Destination - Source - Destination **Operation:** 

SUB < ea>,Dn SUB Dn, < ea> Assembler Syntax:

Size = (Byte, Word, Long) Attributes:

Description: Subtract the source operand from the destination operand and store the or long. The mode of the instruction indicates which operand is the source and result in the destination. The size of the operation may be specified to be byte, word, which is the destination as well as the operand size.

Condition Codes:

c * N z * × *

- Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. ZNYOX
- Set if an overflow is generated. Cleared otherwise. Set if a borrow is generated. Cleared otherwise. Set the same as the carry bit.

The condition codes are not affected if a subtraction from an address register is made.

Instruction Format

15         14         13         12         11         10         9         8         7         5         5         4         3         2         1         0           1         0         0         1         Register         Op-Mode         Mode         Mode<	1		_
15         14         13         12         11         10         12         11         10         2         1         2         11         2         11         10         1         11         10         1         11         11         11         11         11         11         10         1         11         10         1         11         10         11         10         11         10         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11         11	0		L
15         14         13         12         11         10         9         8         7         6         5         4         3         2           N         1         0         0         1         Register         OpMode         Effective Addr	-	ess	Registe
15         14         13         12         11         10         9         8         7         5         4         3           Na         1         0         0         1         Register         Op-Mode         Mode         Mode	2	Addre	
15         14         13         12         11         10         9         8         7         6         5         4           1         0         0         1         Register         Op-Mode         Ei         Mode         Mode         Ei	3	fective	
15         14         13         12         11         10         9         8         7         6         5           1         0         0         1         Register         Op-Mode         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	4	ŭ	Mode
15         14         13         12         11         10         9         8         7         6           **         1         0         0         1         Register         Op:Mode	20		
15         14         13         12         11         10         9         8         7           1         0         0         1         Register         Op-More	9		90
15 14 13 12 11 10 9 8	7		Now-do
15 14 13 12 11 10 9	80		
15 14 13 12 11 10 1 1 0 0 1 1 Registe	6		-
15 14 13 12 11 1 0 0 1	10		Hegiste
15 14 13 12 1 0 0 1	11		
*15 14 13	12		-
15 14 1 0	13		0
یة ۲	14		0
<b>g*</b>	15		-
		п* У	

**instruction Fields:** 

Register field — Specifies any of the eight data registers Op-Mode field ---

Operation Byte Word Long

<Dn> - <ea> → <Dn> <ea> - <Dn> + <ea> 010 110 60 101 000

Effective Address field — Determines addressing mode: 100

If the location specified is a source operand, then all addressing modes are allowed as shown:

Register	reg. number:Dn	reg. number:An					
Mode	000	001	010	011	100	101	110
Addr. Mode	Dn	An*	(An)	(An) +	– (An)	(d16,An)	(dg,An,Xn)

* For byte size operation, address register direct is not allowed.

(XXX).W	111	000
(xxx).L	111	001
# < data >	111	100
(d16,PC)	111	010
(dg,PC,Xn)	111	011

Register

Mode

Addr. Mode

If the location specified is a destination operand, then only alterable memory addressing modes are allowed as shown:

_	_		_			_	_
- Register	1	-	reg. number:An				
Mode	ł	ł	010	011	100	101	110
Addr. Mode	Dn	An	(An)	(An) +	- (An)	(d16,An)	(dg,An,Xn)

Regist	000	001	L		I	ł
Mode	111	111	1			1
Addr. Mode	(xxx).W	(xxx).L	# <data></data>		(d16,PC)	(dg, PC, Xn)

1. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode instead. Notes:

2. SUBA is used when the destination is an address register. SUBI and SUBO are used when the source is immediate data. Most assemblers automatically make this distinction.

<section-header>DefinitionContractionMarking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking Marking </section-header>	SUBA	Subtract Add	dress		SUBA	SUBI		Subtract	Immediate			SUB	_
	Dperation: Destination – Si	ource → Destinat	tion			Operation:	Destination	- Immediate Da	ita → Dest	ination			
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	<mark>Assembler</mark> Syntax: SUBA <ea>,An</ea>					Assembler Syntax:	SUBI # <data< td=""><td>1&gt;,&lt;6a&gt;</td><td></td><td></td><td></td><td></td><td></td></data<>	1>,<6a>					
Description:Subject the source optional detering the destination destruction the destination destruction.Destination destruction des	Attributes: 3 Size = (Word, Lor	(BL				Attributes:	Size = (Byte,	Word, Long)					
	<b>Description:</b> Subtract the sol store the result in the add be word or long. Word siz hefore the operation is do	urce operand fron ress register. The e source operand	m the destinatio size of the opera is are sign exter	on address ation may be nded to 32 i	register and s specified to bit quantities	<b>Description:</b> result in byte, wo	Subtract the the destination or long. Ti	immediate data on location. The ne size of the im	t from the size of the mediate da	destination s operation ata matche	operand a may be sp s the opera	nd store the scified to be tion size.	•
Image: Second	Condition Codes: Not affect	ed.				Condition Co	des: z v c						
Image: contract of the second service of the second sec	nstruction Format:	8 4 0		•			at if the resul	J t is nenative Cl	aared other	mise			
	1 0 0 1 Regis	ter Op-Mode	Effective	Address Register		2 14 2	et if an overfl	t is zero. Cleared ow is generated	d otherwise Cleared o	e. therwise.			
Antion of the structure s	nstruction Fields: Register field — Specifies	anv of the eight	address registe	ers. This is	alwavs the	0 0 X	et if a borrow et the same a	is generated. C s the carry bit.	leared othe	orwise.			
011-Word operation. The source operand is signe-stranded to a long operand of the operations.11-Use operations the operations.Effective Address register using all 32 bits the operations.111-Ining operations. The ong operations.Effective Address field - Specifies the source operand. All address field - Specifies the size of the operation.0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000	destination. Op-Mode field — Specifie	s the size of the c	operation:			Instruction F	ormat: 13 12 11	10 9 8	7 6 5	4	2 1 0		
11-Long one operation.       11-Long one operation.         11-Long one operation.       Iteration operation.         If ective address field – Specifies the source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. All addressing modes at allowed as shown:       Iteration operation.         Image: state source operand. In the state	011-Word operation. T	he source operan	id is sign-extend	ded to a lon	g operand	0	0 0 0	1 0 0	Size	Effective /	vidrees		
Effective Address field – Specifies the source operand. All addressing modes are allowed as shown: <u>Addr. Mode</u> <u>momentany</u> <u>Ann 000 reg numberany</u> <u>Ann 000 reg number</u>	111-Long operations.				all 36 Ulto.		Word Date			Byte Data	Hegister		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Effective Address field — allowed as shown:	Specifies the sou	urce operand. A	II addressin	ig modes are		1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	Long Di	ata			_	
Dn         000         reg_number.Dn         (xou), to         111         000           An         001         reg_number.An         (xou), to         111         001           (An)         010         reg_number.An         (xou), to         111         001           (An)         010         reg_number.An         (xou), to         111         001           (An)         100         reg_number.An         (ale, PC), to         111         001           (An)         100         reg_number.An         (ale, PC), to         111         010           (ale, An)         100         reg_number.An         (ale, PC), to         111         010           (ale, An)         100         reg_number.An         (ale, PC), to         111         010           (ale, An)         100         reg_number.An         (ale, PC), to         111         010           (ale, An)         100         reg_number.An         (ale, PC), to         reg_number.An         regrestion	Addr. Mode Mode	Register	Addr. Mode	Mode	Register	Size fiel	d - Specifie	the size of the	operation.				
An         001         resonanterial or operation.         (xxx)1         111         001           (Ai)         010         resonanterial or operation.         010         resonanterial or operation.           (Aii)         010         resonanterial or operation.         010         resonanterial or operation.           (Aii)         100         resonanterial or operation.         010         resonanterial or operation.           (dis,Pci)         111         010         resonanterial or operation.         010         resonanterial or operation.           (dis,Pci)         111         010         resonanterial or operation.         010         resonanterial or operation.           (dis,Aix)         110         resonanterial resonanterial         resonanterial resonanterial         resonanterial resonanterial           (dis,Aix)         110         resonanterial         resonanterial         resonanterial           (dis,Aix)         110         resonanterial         resonanterial         resonanterial           (dis,Aix)         110         resonanterial         resonanterial         resonanterial           (dis,Aix)         resonanterial         resonanterial         resonanterial         resonanterial           (dis,Aix)         resonanterial         resonanterial	Dn 000 reg.	number:Dn	(xxx).W	111	000	q—00	yte operation						
(A)         010         reg number.AI           (A)         001         reg number.AI           (-A)         100         reg number.AI           (-A)         100         reg number.AI           (-A)         100         reg number.AI           (-A)         100         reg number.AI           (dg.AT)         100         reg number.AI           (dg.AT)         110         reg number.AI           (dg.AT)         110         reg number.AI           (dg.AT)         110         reg number.AI           (dg.AT)         110         reg number.AI           (dg.AT)         111         011           (dg.AT)         111         011           (dg.AT)         111         011           (dg.AT)         111         011           (dg.AT)         101         reg number.AI           (dg.AT)         101         reg number.AI           (dg.AT)         101         reg number.AI           (dg.AT)         100         reg number.AI           (dg.AT)         100         reg number.AI           (dg.AT)         100         reg number.AI           (dg.AT)         100         reg number.AI	An 001 reg.	number:An	(xxx).L	111	001	01-v	ord operation						
-(A)         10         reg. number.A           -(A)         10         reg. number.A           (d ₁ , A/h)         10         reg. number.A           (d ₁ , A/h)         11         0.1           (d ₁ , A/h)         10         reg. number.A           (d ₁ , A/h)         11         0.1           (d ₁ , A/h)         10         10           (A/h)         10         10           (A/h)         10         10	(An) 010 reg. (An) + 011 reg.	number.An	# < data >		3	Fffactive	ang operation Address fiel	d Snecifies ti	he destinat	tion operation	d Only dat	a alterable	
(16, Arr)         101         reg. number: An           (16, Arr)         111         010           (26, Arr.Xn)         110         reg. number: An           (26, Arr.Xn)         101         reg. number: An           (26, PC, Xn)         111         011           (26, Arr.Xn)         110         reg. number: An           (26, PC, Xn)         110         reg. number: An           (26, PC, Xn)         110         reg. number: An           (26, PC, Xn)         110         reg. number: An	- (An) 100 reg.	number.An			T	addre	ssing modes	are allowed as s	shown:				
(dg,An,Xin)     110     register       (dg,An,Xin)     110     reg, number:An       (dg,An,Xin)     110     reg, number:An       (dg,An,Xin)     110     reg, number:An       (dg,An,Xin)     101     reg, number:An       (dg,An,Xin)     101     reg, number:An       (dg,An,Xin)     101     reg, number:An       (dg,An,Xin)     100     reg, number:An       (dg,An,Xin)     101     reg, number:An       (dg,An,Xin)     110     reg, number:An       (dg,PC,Xin)     101     reg, number:An	(d16,An) 101 reg.	number:An	(d16,PC)	111	010								
Dn     000     160     100     111     000       An     -     -     -     -     -       An     -     -     -     -     -       (An)     010     reg.number:An     -     -     -       (An)+     011     reg.number:An     -     -     -       -(An)     010     reg.number:An     -     -     -       -(An)     011     reg.number:An     -     -     -       -(An)     101     reg.number:An     -     -     -       -(An)     101     reg.number:An     -     -     -	(d8,An,Xn) 110 reg.	number:An	(dg,PC,Xn)		110	Addr. Mod	Mode	Register	V	kir. Mode	Mode	Register	
An         =         -         (xx), L         111         001           (An)         010         reg.number.An         (redita)         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -						Du	000	reg. number:Dn		(xxx).W	111	000	
(An)         010         reg. number:An         #         4         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -						An	1	1		(xxx).L	111	001	_
(An)+         011         reg. runner/A           -(An)         100         reg. runner/A           -(An)         100         reg. runner/A           (dig,An)         110         reg. runner/A           (dig,An)         110         reg. runner/A						(An)	010	reg. number:An	*	< data >	1	1	
(dig, Am)         100         reg. number Am         (dig, BC)         -         -           (dig, Am)         110         reg. number Am         (dig, BC)         -         -         -						(An) +	110	reg. number:An					-
(d8,Ån,Xn) 110 reg. number.Ån (d8,PC,Xn) – – –						(d16,An)	101	reg. number:An		dis.PC)	,	-	-
						(dg,An,Xn)	110	reg. number:An	þ	(B.PC,Xn)	1	1	Г
						If size	- 10. then th	a data is the ne	xt two imm	adiate wor	da		

CIPI

394

Reprinted by permission of Motorola, Inc.

SUBQ		Subtract Q	ulck	SUI	a S S	SUBX subtract with Extend SUBX SUBX
Operation: Des	tination -	Immediate Data	<ul> <li>Destination</li> </ul>		Ō	peration: Destination – Source – $X \rightarrow$ Destination
Assembler Syntax: SUE	3Q # <data< td=""><td>&gt;,&lt;6a&gt;</td><td></td><td></td><td>Ϋ́Α</td><td>ssembler SUBX Dx,Dy /ntax: SUBX – (Ax), – (Ay)</td></data<>	>,<6a>			Ϋ́Α	ssembler SUBX Dx,Dy /ntax: SUBX – (Ax), – (Ay)
Attributes: Size	) = (Byte, W	/ord, Long)			A	ttributes: Size = (Byte, Word, Long)
Description: Sut is from 1-8. T and long op codes are no tion address Condition Codes	ptract the ir he size of t erations ar affected. register is v c	mmediate data from he operation may be e also allowed on When subtracting f used, regardless o	the destination of specified to be the specified to be the address region of the address region soft the operation s	pperand. The data yte, word, or long sters and the cor sters, the entire de ize.	Vord dition stina-	escription: Subtract the source operand from the destination operand along with the extend bit and store the result in the destination location. The operands may be ad- dressed in two different ways: 1. Data register to data register: The operands are contained in data registers specified in the instruction. 2. Memory to memory. The operands are contained in memory and addressed with the predecrement addressing mode using the address registers specified in the instruction.
*	*					The size of the operand may be specified to be byte, word, or long.
N Set If Z Set If C Set If	the result the result an overflor	is negative. Cleared is zero. Cleared oth w is generated. Cleared	d otherwise. ierwise. ared otherwise.		o	ondition Codes: X N Z V C * * * * *
X Set th	a porrow i ne same as	s generated. Creare the carry bit.				N Set if the result is negative. Cleared otherwise.
The conditio	n codes ar	e not affected if a su	ubtraction from a	n address register	is made.	V Set if an overriow is generated. Ureared otherwise. C Set if a carry is generated. Cleared otherwise. V Set the some as the carry bit
Instruction Form	at:	• • •		c T		A DEL LIE SAIITE AS LIE CALLY DIL
	1	10 9 6 / Data 1 Size	Mode	Address Register		Normally the Z condition code bit is set via programming before the start of an operation This allows successful tests for zero results upon completion of
Instruction Field Data field	ls: - Three bit	s of immediate data	a, 0, 1-7 represen	ting a range of 8,	l to 7	multiple-precision operations.
respectiv Size field	ely. Specifies	the size of the ope	ration:		-	nstruction Format: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
00byte	operation.					1 0 0 1 Register 1 Size 0 0 R/M Register Dy/Ay
10-long	operation.		•			
Effective Ac modes ar	ddress field e allowed	<ul> <li>Specifies the derais shown:</li> </ul>	stination locatior	ı. Only alterable ac	dressing	nstruction register Dylay field — Specifies the destination register: If RM = 0, specifies a data register.
Addr. Mode	Mode	Register	Addr. Mode	Mode Regi	ter	If R/M = 1, specifies an address register for the predecrement addressing mode.
Du	000	reg. number:Dn	(xxx).W	111 00		Size field — Specifies the size of the operation.
An*	001	reg. number:An	(XXX).L	111 00		00—byte operation. 01—word oneration
(An)	010	reg. number:An	# <data></data>		T	10-long operation.
(An) +	011	reg. number:An				
(d1a An)	101	reg. number:An	(d16.PC)	1		
(d8,An,Xn)	110	reg. number:An	(dg,PC,Xn)	1		

395

*Word and long only.

SWAP		Cleared otherwise.	Register	
SWAP Swap Register Halves	peration:Register [31:16] → Register [15:0] ssembler yntax:SWAP Dn ttributes: Size = (Word) escription: Exchange the 16-bit halves of a data register.	ondition Codes: X N Z V C 	0     1     0     0     1     0     0     0     0       istruction Fields:       Register field     Specifies the data register to swap.	
SUBX	addressing mode.	. 1	-	
Subtract with Extend	ecifies the operand addressing mode: ation is data register to data register. ation is memory to memory. field — Specifies the source register: ecifies a data register.			
SUBX	R/M field — Sp 0.— The opera 1.— The opera Register Dx/Ax If R/M = 0, sp If R/M = 1, sp			

TAS		Test and Set a	an Operand		TAS	TRAP	Trap IKAP	
Operation: Assembler	Destination	Tested → Condition	n Codes; 1 → bit 7	of Destina	tion	Operation:	SSP – 2 – SSP; Format/Vector Offset – (SSP); SSP – 4 – 4 – SSP; PC – (SSP); SSP – 2 – SSP; SR – (SSP); Vector Address – PC	
Syntax: Attributes:	TAS <ea> Size = (Byte</ea>					Assembler Syntax:	TRAP #< vector>	
Description: current v order bit memory	Test and se value of the of the opera cycle) to all	t the byte operand at operand is tested a and is set. The operat ow synchronization	ddressed by the e and N and Z are tion is indivisible of several proces	ffective add set accordii (using a rea isors.	ress field. The 1gly. The high 3-modify-write	Attributes: Description genera	Unsized r: The processor initiates exception processing. The vector number is the to reference the TRAP instruction exception vector specified by the low four bits of the instruction. Sixteen TRAP instruction vectors (0-15) are	
Condition Co × N	des: z v (					availab Condition C	ole. Codes: Not affected.	
0 0 4 4 Z Z N > 0 X	et if the mo et if the ope lways clear hways clear ot affected.	st significant bit of t srand was zero. Clea ed. ed.	the operand was ared otherwise.	set. Cleared	otherwise.	Instruction 15 1 0 1 Instruction	Format:         1         10         8         7         6         5         4         3         2         1         0           1         0         0         1         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         0         0         0<	
Instruction F	<b>format:</b> 13 12	11 10 9 8 7 1 0 1 0 1	6 5 4 3	2 1 re Address	•	Vector be lo	r field Specifies which righ vector contains the new program counter of	
Instruction F Effective altera	<b>Fields:</b> e Address fi tble address	ield — Specifies the ing modes are allow	location of the tw ved as shown:	ested opera	nd. Only data			
Addr. Mode	Mode	Register	Addr. Mode	Mode	Register			
Dn	8	reg. number:Dn	(xxx).W (xxx).L	111	000			
(An)	010	reg. number:An	#< data >		1			
(An) +	011	reg. number:An			T			
(d16,An)	101	reg. number:An	(d16,PC)					
(d8,An,Xn)	110	reg. number:An	(dg,PC,Xn)	1	1			
NOTE: Bus	s error retry cle to ensure	is inhibited on the reases system integrity. The	ad portion of the 1 he bus error excep	AS read-mo tion is alwa	dify.write bus /s taken.			

TRAPV	Trap on Overflow	APV	TST		Test an C	perand		TST
Operation: If V then TRAP			Operation:	Destination 1	ested - Conditio	n Codes		
Assembler Syntax: TRAPV			Assembler Syntax:	TST <ea></ea>				
Attributes: ³ Unsized			Attributes:	Size = (Byte,	Word, Long)			
Description: If the overflow cor processing. The vector num tor. If the overflow condition	dittion is set, the processor initiates exceptions is generated to reference the TRAPV exception is clear, no operation is performed and execution is contracted.	ion ption vec- ution con-	Description: tion cod specified	Compare the es are set acc t to be byte, v	operand with zero ording to results o vord, or long.	. No results are sa of the test. The size	ived; however	er, the condi- ation may be
Condition Codes: Not affected			Condition Co × N	<b>des:</b> z v c * 0 0			٩	
Instruction Format: 15 14 13 712 11 10 0 1 0 0 1 1	0     8     7     0     1     1       1     0     0     1     1     0       1     1     1     1     1		ZN>OX	et if the opera et if the opera lways cleared lways cleared ot affected.	and is negative. Cl and is zero. Cleare	eared otherwise. d otherwise.		
			Instruction F	ormat: 13 12 11 0 0 1	10 9 8 7 0 1 0 S	6 5 4 3 Effective Mode	2 1 0 Address Register	
			Instruction F Size fiel 00—b 01—w 10—lo Effective addree	dields: dields: yte operation ord operation and operation the Address fiel sing modes a	s the size of the ol d — Specifies the re allowed as sho	beration: e destination opera wn:	and. Only de	ta alterable
			Addr. Mod	e Mode	Register	Addr. Mode	Mode	Register
			Du	000	reg. number:Dn	(xxx).W	111	.000
			An	-	1	(XXX).L	111	001
			(An) (An)+	010	reg. number:An	# <data></data>	1	
			- (An)	100	reg. number:An			
			(d16,An)	101	reg. number:An	(d16,PC)	1	1
			In the second second	211	10710011011 (00)	11111-1801		

Reprinted by permission of Motorola, Inc.

2
4
D

Unlink

UNLK

**Operation:** An→SP; (SP)→An; SP+2→SP

Assembler

UNLK An Syntax:

Attributes: Unsized

**Description:** The stack pointer is loaded from the specified address register. The address register is then loaded with the long word pulled from the top of the stack.

Condition Codes: Not affected.

Instruction Format:

-	Register
8	
3	-
4	-
5	0
9	-
7	0
8	0
6	-
10	-
÷	-
12	0
13	0
14	-
15	0

Instruction Fields: Register field — Specifies the address register through which the unlinking is to be done.

Reprinted by permission of Motorola, Inc.

even in the second

Red PARA TO AN TARA

and a state sport of a state

Particle Communities and the second s

7 1640040

the same and the second second

- 4000

Andrew States and Stat

### APPENDIX

### Analog and Digital Converter Devices for Interface

The material in this appendix is reprinted with permission of National Semiconductor.

National Semiconductor	Analog-to-Digital Converters
ADC0816, ADC0817 8-Bit µP Co with 16-Channel Multiplexer	ompatible A/D Converters
<ul> <li>Writh To-Chlammer Wurthprexel</li> <li>General Description</li> <li>The ADC0816, ADC0817 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 16-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 16-channel multiplexer can directly access any one of 16-single-ended analog signals, and provides the logic for additional channel expansion. Signal conditioning of any analog input signal is eased by direct access to the multiplexer output, and to the input of the 8-bit A/D converter.</li> <li>The device eliminates the need for external zero and full-scale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.</li> <li>The design of the ADC0816, ADC0817 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0816, ADC0817 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For similar performance in an 8-channel, 28-pin.</li> </ul>	<ul> <li>8-bit A/D converter, see the ADC0808, ADC0809 data sheet.</li> <li>Features</li> <li>Resolution — 8-bits</li> <li>Total unadjusted error — ± 1/2 LSB and ±1 LSB</li> <li>No missing codes</li> <li>Conversion time — 100 μs</li> <li>Single supply — 5 V_{DC}</li> <li>Operates ratiometrically or with 5 V_{DC} or analog span adjusted voltage reference</li> <li>16-channel multiplexer with latched control logic</li> <li>Easy interface to all microprocessors, or operates "stand alone"</li> <li>Outputs meet T²L voltage level specifications</li> <li>0V to 5V analog input voltage range with single 5V supply</li> <li>No zero or full-scale adjust required</li> <li>Standard hermetic or moided 40-pin DIP package</li> <li>Temperature range = 40°C to +85°C or = 55°C to +125°C</li> <li>Low power.consumption — 15 mW</li> <li>Latched TRI-STATE® output</li> <li>Direct access to "comparator in" and "multiplexer out" for signal conditioning</li> </ul>
Block Diagram	START CLOCK CONTROL & TMING CONTROL & TMING SAR. SAR. START START START CONTROL & TMING START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START START STA

VCC

GND REF(+

REF(-)

### Absolute Maximum Ratings (Notes 1 and 2)

Supply Voltage (V _{CC} ) (Note 3)	6.5V
Voltage at Any Pin Except Control Inputs	-0.3V to (V _{CC} + 0.3V)
Voltage at Control Inputs (START, OE, CLOCK, ALE, EXPANSION CON ADD A, ADD B, ADD C, ADD D)	-0.3V to 15V ITROL,
Storage Temperature Range	- 65°C to + 150°C
Package Dissipation at T _A = 25°C	875 mW
Lead Temperature (Soldering, 10 seconds)	300°C

### Operating Ratings (Notes 1 and 2)

Temperature Range (Note 1) ADC0816CJ -	$T_{MIN} \leq T_A \leq T_{MAX}$ $-55^{\circ}C \leq T_A \leq +125^{\circ}C$
ADC0816CCJ, ADC0816CCN, ADC0817CCN	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
Range of V _{CC} (Note 1)	4.5 VDC to 6.0 VDC
Voltage at Any Pin Except Control Inputs	OV to VCC
Voltage at Control Inputs (START, OE, CLOCK, ALE, EXPANSION CONTRO	OV to 15V DL,

### **Electrical Characteristics**

Converter Specifications:  $V_{CC} = 5 V_{DC} = V_{REF(+)} V_{REF(-)} = GND$ ,  $V_{IN} = V_{COMPARATOR IN}$ ,  $T_{MIN} \le T_A \le T_{MAX}$  and  $f_{CLK} = 640$  kHz unless otherwise stated.

Pa	rameter	Conditions	Min	Тур	Max	Units
	ADC0816 Total Unadjusted Error (Note 5)	25°C T _{MIN} to T _{MAX}			± 1/2 ± 3/4	LSB LSB
	ADC0817 Total Unadjusted Error (Note 5)	0°C to 70°C T _{MIN} to T _{MAX}			±1 ±11/4	LSB LSB
	Input Resistance	From Ref(+) to Ref(-)	1.0	4.5		kΩ
	Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.10		V _{CC} +0.10	VDC
VREF(+)	Voltage, Top of Ladder	Measured at Ref(+)		Vcc	V _{CC} +0.1	V
V _{REF(+)} +V _{REF(-)} 2	Voltage, Center of Ladder		V _{CC} /2-0.1	V _{CC} /2	$V_{\rm CC}/2 + 0.1$	v
VREF(-)	Voltage, Bottom of Ladder	Measured at Ref(-)	- 0.1	0		V
	Comparator Input Current	f _c = 640 kHz, (Note 6)	- 2	± 0.5	2	μA

### **Electrical Characteristics**

**Digital Levels and DC Specifications:** ADC0816CJ 4.5V  $\leq$  V_{CC} $\leq$  5.5V, - 55°C  $\leq$  T_A $\leq$  + 125°C unless otherwise noted. ADC0816CCJ, ADC0816CCN, ADC0817CCN 4.75V  $\leq$  V_{CC} $\leq$  5.25V, - 40°C  $\leq$  T_A $\leq$  + 85°C unless otherwise noted.

Parameter		Conditions	Min	Тур	Max	Units	
ANALOG MULTIPLEXER							
R _{ON}	Analog Multiplexer ON Resistance	(Any Selected Channel) $T_A = 25^{\circ}C$ , $R_L = 10k$ $T_A = 85^{\circ}C$ $T_A = 125^{\circ}C$		1.5	3 6 9	kΩ kΩ kΩ	
2RON	۵ ON Resistance Between Any 2 Channels	(Any Selected Channel) R _L = 10k	75			Ω	
I _{OFF(+)}	OFF Channel Leakage Current	$V_{CC} = 5V, V_{IN} = 5V,$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$		10	200 1.0	nA µA	
I _{OFF(-)}	OFF Channel Leakage Current	$V_{CC} = 5V, V_{IN} = 0,$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	- 200 - 1.0			nA μA	
CONTROL I	NPUTS						
VIN(1)	Logical "1" Input Voltage		V _{CC} -1.5			V	
VIN(0)	Logical "0" Input Voltage				1.5	V	
I _{IN(1)}	Logical "1" Input Current (The Control Inputs)	V _{IN} = 15V			1.0	μA	
JIN(0)	Logical "0" Input Current (The Control Inputs)	V _{IN} = 0	- 1.0			μA	
lcc	Supply Current	f _{CLK} = 640 kHz		0.3	3.0	mA	

### Electrical Characteristics (Continued)

**Digital Levels and DC Specifications:** ADC0818CJ 4.5V  $\leq$  V_{CC}  $\leq$  5.5V,  $-55^{\circ}$ C  $\leq$  T_A  $\leq$  + 125 °C unless otherwise noted. ADC0816CCJ, ADC0816CCN, ADC0817CCN 4.75V  $\leq$  V_{CC}  $\leq$  5.25V,  $-40^{\circ}$ C  $\leq$  T_A  $\leq$  + 85 °C unless otherwise noted.

	Parameter	Conditions	Min	Тур	Max	Units
DATA OUTP	UTS AND EOC (INTERRUPT)			-		-
V _{OUT(1)}	Logical "1" Output Voltage	$l_0 = -360 \mu A$	V _{CC} -0.4			٧
VOUT(0)	Logical "0" Output Voltage	1 ₀ = 1.6 mA			0.45	V
VOUT(0)	Logical "0" Output Voltage EOC	l _o = 1.2 mA		-	0.45	V
lout	TRI-STATE Output Current	$V_0 = V_{CC}$ $V_0 = 0$	-3	-	3	μA μA

### **Electrical Characteristics**

Timing Specifications: V_{CC} = V_{REF(+)} = 5V, V_{REF(-)} = GND, t_r = t_f = 20 ns and T_A = 25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tws	Minimum Start Pulse Width	(Figure 5)		100	200	ns
tWALE	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
ts	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
t _H	Minimum Address Hold Time	(Figure 5)		25	50	ns
t _D	Analog MUX Delay Time From ALE	$R_S = 0\Omega \ (Figure 5)$		1	2.5	μS
t _{H1} , t _{H0}	OE Control to Q Logic State	$C_L = 50 \text{ pF}, R_L = 10 \text{k}$ (Figure 8)		125	250	ns
t _{1H} , t _{OH}	OE Control to Hi-Z	C _L = 10 pF, R _L = 10k ( <i>Figure 8</i> )		125	250	ns
tc	Conversion Time	f _c = 640 kHz, ( <i>Figure 5</i> ) (Note 7)	90	100	116	μS
fc	Clock Frequency		10	640	1280	kHz
teoc	EOC Delay Time	(Figure 5)	0		8+2µs	Clock Periods
CIN	Input Capacitance	At Control Inputs		10	15	pF
C _{OUT}	TRI-STATE Output Capacitance	At TRI-STATE Outputs, (Note 7)		10	15	pF

Note 1: Absolute maximum ratings are those values beyond which the life of the device may be impaired.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: A zener diode exists, internally, from V_{CC} to GND and has a typical breakdown voltage of 7 V_{DC}.

Note 4. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.900 VDC over temperature variations, initial tolerance and loading.

Note E: Total unadjusted error includes offset, fuil-scale, and linearity errors. See Figure 3. None of these A/Ds requires a zero or fuil-scale adjust. However, if an all zero code is desired for an analog input other than 0.0V, or if a narrow fuil-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages can be adjusted to achieve this. See Figure 13.

Note 5: Comparator Input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 6). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

### **Functional Description**

Multiplexer: The device contains a 16-channel singleended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table I shows the input states for the address line and the expansion control line to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

SELECTED	ADDRESS LINE				EXPANSION
ANALOG CHANNEL	D	С	B	A	CONTROL
INO	L	L	L	L	н
IN1	L	L	L	н	н
IN2	L	L	н	L	н
IN3	L	L.	н	н	н
IN4	L	н	L	L	н
IN5	L	н	L	н	н
IN6	L	н	н	L	н
IN7	L	н	н	н	н
IN8	н	L	L	L	н
IN9	н	L	L	н	н
IN10	н	L	н	L	н
IN11	н	L	Η.	н	н
IN12	н	н	L	L	н
IN13	н	н	L	н	н
IN14	н	н	н	L	н
IN 15	н	н	н	н	н
All Channels OFF	X	X	X	X	L

TABLEI

X = don't care

Additional single-ended analog signals can be multiplexed to the A/D converter by disabling all the multiplexer inputs using the expansion control. The additional external signals are connected to the comparator input and the device ground. Additional signal conditioning (i.e., prescaling, sample and hold, instrumentation amplification, etc.) may also be added between the analog input signal and the comparator input.

### **CONVERTER CHARACTERISTICS**

### The Converter

The heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure 1* are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached + 1/2 LSB and succeeding output transitions occur every 1 LSB later up to full-scale.



FIGURE 1. Resistor Ladder and Switch Tree

### Functional Description (Continued)

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. Figure 2 shows a typical example of a 3-bit converter. In the ADC0816, ADC0817, the approximation technique is extended to 8 bits using the 256R network.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.

Figure 4 shows a typical error curve for the ADC0816 as measured using the procedures outlined in AN-179.






#### **Applications Information**

#### OPERATION

#### 1.0 Ratiometric Conversion

The ADC0816, ADC0817 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0816 is expressed by the equation

$$\frac{V_{\rm IN}}{V_{\rm fs} - V_Z} = \frac{D_X}{D_{\rm MAX} - D_{\rm MIN}} \tag{1}$$

 $V_{IN}$  = Input voltage into the ADC0816  $V_{fs}$  = Full-scale voltage  $V_Z$  = Zero voltage  $D_X$  = Data point being measured  $D_{MAX}$  = Maximum data limit  $D_{MIN}$  = Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0816, ADC0817 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (Figure 9). Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if  $V_{CC} = V_{REF} = 5.12V$ , then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

#### 2.0 Resistor Ladder Limitations

The voltages from the resistor ladder are compared to the selected input 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V reference is used, the supply should be adjusted to the same voltage within 0.1V.



#### **Applications Information (Continued)**

The ADC0816 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In *Figure 11* a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in *Figure 12*. The LM301 is overcompensated to insure stability when loaded by the 10  $\mu$ F output capacitor. The top and bottom ladder voltages cannot exceed  $V_{CC}$  and ground, respectively, but they can be symmetrically less than  $V_{CC}$  and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure 13*, a 2.5V reference is symmetrically centered about  $V_{CC}/2$  since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB to be half the size of the LSB in a 5V reference system.







FIGURE 11. Ground Referenced Conversion System with Reference Generating  $V_{CC}$  Supply



## National Semiconductor

**Digital-to-Analog Converters** 

### DAC0800 8-Bit Digital-to-Analog Converter

#### **General Description**

The DAC08 is a monolithic 8-bit high-speed currentoutput digital-to-analog converter (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC08 also features high compliance complementary current outputs to allow differential output voltages of 20 Vp-p with simple resistor loads as shown in *Figure* 1. The referenceto-full-scale current matching of better than ±1 LSB eliminates the need for full scale trims in most applications while the nonlinearities of better than ±0.1% over temperature minimizes system error accumulations.

The noise immune inputs of the DAC08 will accept TTL levels with the logic threshold pin, V_{LC}, pin 1 grounded. Simple adjustments of the V_{LC} potential allow direct interface to all logic families. The performance and characteristics of the device are essentially unchanged over the full  $\pm 4.5V$  to  $\pm 18V$  power supply range; power dissipation is only 33 mW with  $\pm 5V$  supplies and is independent of the logic input states.

The DAC0800L, DAC0802L, DAC0809LC, DAC0801LC and DAC0802LC are a direct replacement for the DAC08, DAC08A, DAC08C, DAC08E and DAC08H, respectively.

#### **Features**

- Fast settling output current 100 ns
- Full scale error ±1 LSB
- Nonlinearity over temperature ±0.1%
- Full scale current drift ±10 ppm/°C
- High output compliance -10V to +18V
- Complementary current outputs

THRESHOLD CONTROL, VLC

TOUT

**B2** 

- Interface directly with TTL, CMOS, PMOS and others
- 2 quadrant wide range multiplying capability
- Wide power supply range ±4.5V to ±18V
- Low power consumption 33 mW at ±5V

**Connection Diagram** 

**Dual-In-Line Package** 

TOP VIEW

16 COMPENSATION

15 VREF(-)

VREF(+)

12 88 LS8

Low cost

#### **Typical Applications**



FIGURE 1. ±20 Vp-p Output Digital-to-Analog Converter

#### **Ordering Information**

NON LINEADITY							
NON LINEARTH	RANGE D PACKAGE (D16C)			J PACKA	GE (J16A)	N PACKAGE (N16A)	
±0.1% FS	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$	DAC0802LD	LMDAC08AD				
±0.1% FS	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			DAC0802LCJ	LMDAC08HJ	DAC0802LCN	LMDAC08HN
±0.19% FS	$-55^{\circ}C \le T_{A} \le + 125^{\circ}C$	DAC0800LD	LMDAC08D				
±0.19% FS	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			DAC0800LCJ	LMDAC08EJ	DAC0800LCN	LMDAC08EN
±0.39% FS	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$			DAC0801LCJ	LMDAC08CJ	DAC0801LCN	LMDAC08CN
*							

*Note. Devices may be ordered by using either order number.

### Absolute Maximum Ratings

18V or 36V
500 mW
$V^-$ to $V^+$
V  to V ⁺
5 mA
V  plus 36V
Figure 24
°C to +150°C
300° C

#### **Operating Conditions**

	INITIA	MIMA	O MILS
Temperature (T _A )			
DAC0802LA, LMDAC08A	-55	+125	°C
DAC0800L, LMDAC08	-55	+125	°C
DAC0800LC, LMDAC08E,	0	+70	°C
DAC0801LC, LMDAC08C,	0	+70	°C
DAC0802LC, LMDAC08H	0	+70	°C

# $\label{eq:Electrical Characteristics} \begin{array}{l} (V_S = \pm 15V, \ I_{REF} = 2 \ \text{mA}, \ T_{MIN} \leq T_A \leq T_{MAX} \ \text{unless otherwise specified.} \end{array}$

PARAMETER		CONDITIONS	DAC0802L/			DAC0800L/			DAC0801LC			
	PARAMETER	CONDITIONS	MIN	TYP	I MAX	MIN	T TYP	I MAX	MIN	TYP	MAX	UNITS
	Resolution		8	8	8	8	8	8	8	8	8	Bits
	Monotonicity		8	8	8	8	8	8	8	8	8	Bits
	Nonlinearity				±0.1			±0.19			±0.39	%FS
le	Settling Time	To ±1/2 LSB, All Bits Switched		100	135					100	150	
		"ON" or "OFF", TA = 25°C		1.00						100	150	115
		DAC0800L					100	135				DS
		DAC0800LC					100	150				ns
TPLH. TPHL	Propagation Delay	T _A = 25°C										1
	Each Bit			35	60		35	60		35	60	ns
	All Bits Switched			35	60		35	60		35	60	ns
TCIES	Full Scale Tempco			±10	±50		z 10	±50	1	±10	±80	ppm/°C
Voc	Output Voltage Compliance	Full Scale Current Change < 1/2 LSB, ROUT > 20 MΩ Typ	-10		18	-10		18	-10		18	V
IES4	Full Scale Current	VREF = 10.000V, R14 = 5.000 kΩ	1,984	1,992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
		R15 = 5.000 kΩ, TA = 25°C										
FSS	Full Scale Symmetry	IFS4 - IFS2		±0.5	±4.0		11	±8.0		±2	±16	μA
IZS	Zero Scale Current			0.1	1.0		0.2	2.0		0.2	4.0	μA
IFSR	Output Current Range	V ⁻ = -5V	0	2.0	2.1	0	2.0	2.1	0	2.0	2.1	mA
		V ⁻ = -8V to18V	0	2.0	4.2	0	2.0	4.2	0	2.0	4.2	mA
	Logic Input Levels											
VIL	Logic "0"	VLC ≖ 0V			0.8			0.8			0.8	₩
VIH	Logic "1"		2.0			2.0			2.0			V
	Logic Input Current	VLC = OV						· · i				
hL bu	Logic "U"	$-10V \le V_{IN} \le +0.8V$		-2.0	- 10		-2.0	-10		-2.0	-10	μΑ
10h	Logic Input Suize		10	0.002	10	-10	0.002	10	-10	0.002	10	μη
VIS	Logic Input Swing	V = -15V	10		18	10		18	10		18	· ·
VTHR	Logić i nresnola Hange	VS = ±15V	-10		13.5	-10		13.5	- 10		13.5	V
115	Reference Bias Current			-1.0	~3.0		-1.0	~3.0		-1.0	-3.0	μA
dl/dt	Reference Input Slew Rate	(Figure 24)		8.0			8.0			8.0		mA/μs
PSSIFS+	Power Supply Sensitivity	$4.5V \leq V^{+} \leq 18V$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
PSSIFS-		$-4.5V \le V \le 18V$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
	Power Supply Current	HEF - Chick										
1+	Power Supply Current	VS = 20V, IREF = 1 IIIA		2.3	3.8		2.3	3.8		2.3	3.8	mA
1-				-4.3	-5.8		-4.3	-5.8		-4.3	-5.8	mA
		Vs = 5V, -15V, IREF = 2 mA										
1+-				2.4	3.8		2.4	3.8		2.4	3.8	mA
.  -	Construction of the local division of the			-6.4	- 7.8		-6.4	-7.8		-6.4	-7.8	mA
		VS = ±15V, IREF = 2 mA										
14				2.5	38		2.5	3.8		2.5	3.8	mA
1-				-6.5	-7.8		-6.5	-7.8		-6.5	-7.8	mA
PD	Power Dissipation	±5V, IREF = 1 mA		33	48		33	48		33	48	mW
		5V, -15V, IREF = 2 mA		108	130		135	174		108	130	mw
		LISV, IREF - 2 IIIA			001.10	~ 5	100				174	
Note 1: Th	e meximum junction temp	perature of the DAC0800, DAC08	01 and	DAC08	02 is 10	0°C. Fo	or opera	ting at e	levated	tempera	atures, c	levices

.et

in-line N package.



DAC0800





FIGURE 11



# **DAC0800**

#### Typical Applications (Continued)



	B1	B2	В3	B4	B5	<b>B</b> 6	87	88	EO	EO
Pos. Full Scale	1	1	1	1	1	1	1	1	-9.920	+10.000
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	-9.840	+9.920
Zero Scale+LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
Zero Scale	1	0	0	0	0	0	0	0	0.000	+0.080
Zero Scale-LSB	0	1	1	1	1	1	1	1	+0.080	0.000
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	+9.920	9.840
Neg. Full Scale	10	0	0	0	0	0	0	0	+10.000	_9 920

FIGURE 19. Basic Bipolar Output Operation



If  $R_L = \overline{R_L}$  within ±0.05%, output is symmetrical about ground

	81	B2	83	<b>B4</b>	85	<b>B6</b>	87	88	EO
Pos. Full Scale	1	1	1	1	1	1	1	1	+9.920
Pos. Full Scale-LSB	1	1	1	1	1	1	1	0	+9.840
(+) Zero Scale	1	0	0	0	0	0	0	0	+0.040
() Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg. Full Scale+LSB	0	0	0	0	0	0	0	1	<del>-9</del> .840
Neg, Full Scale	0	0	0	0	0	0	0	0	-9.920

FIGURE 20. Symmetrical Offset Binary Operation



For complementary output (operation as negative logic DAC), connect inverting input of op amp to  $\overline{1_O}$  (pin 2), connect  $1_O$  (pin 4) to ground.

FIGURE 21. Positive Low Impedance Output Operation



For complementary output (operation as a negative logic DAC) connect non-inverting input of op amp to  $\overline{I_O}$  (pin 2); connect  $I_O$  (pin 4) to ground.

FIGURE 22. Negative Low Impedance Output Operation



#### 418

DAC0800





FIGURE 27. A Complete 2 µs Conversion Time, 8-Bit A/D Converter

COMP & POWERHAM Page Andrews

•

# APPENDIX

# D

# Instruction Timing for the 68000/10 Processors



#### MC68000 INSTRUCTION EXECUTION TIMES

#### **D.1 INTRODUCTION**

This Appendix contains listings of the instruction execution times in terms of external clock (CLK) periods. In this data, it is assumed that both memory read and write cycle times are four clock periods. A longer memory cycle will cause the generation of wait states which must be added to the total instruction time.

The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the number of clock periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles included in the clock period number. Recalling that either a read or write cycle requires four clock periods, a timing number given as 18(3/1) relates to 12 clock periods for the three read cycles, plus 4 clock periods for the one write cycle, plus 2 cycles required for some internal function of the processor.

#### NOTE

The number of periods includes instruction fetch and all applicable operand fetches and stores.

#### **D.2 OPERAND EFFECTIVE ADDRESS CALCULATION TIMING**

Table D-1 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

	Addressing Mode	Byte, Word	Long
	Register		
Dn	Data Register Direct	0(0/0)	<b>0</b> (0/0)
An	Address Register Direct	0(0/0)	<b>0</b> (0/0)
	Memory		
(An)	Address Register Indirect	4(1/0)	8(2/0)
(An) +	Address Register Indirect with Postincrement	4(1/0)	8(2/0)
- (An)	Address Register Indirect with Predecrement	6(1/0)	<b>10</b> (2/0)
d16(An)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
dg(An, Xn)*	Address Register Indirect with Index	10(2/0)	14(3/0)
(xxx).W	Absolute Short	8(2/0)	<b>12</b> (3/0)
(xxx).L	Absolute Long	<b>12</b> (3/0)	16(4/0)
dg(PC)	Program Counter with Displacement	8(2/0)	<b>12</b> (3/0)
d16(PC, Xn)*	Program Counter with Index	10(2/0)	14(3/0)
# <data></data>	Immediate	4(1/0)	8(2/0)

#### **Table D-1. Effective Address Calculation Times**

*The size of the index register (Xn) does not affect execution time.

#### **D.3 MOVE INSTRUCTION EXECUTION TIMES**

Tables D-2 and D-3 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as (r/w).

Sauras		Destination										
Source	Dn	An	(An)	(An)+	- (An)	d16(An)	dg(An,Xn)*	(xxx).W	(xxx).L			
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)			
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)			
(An)	8(2/0)	8(2/0)	12(2/1)	12(2/1)	<b>12</b> (2/1)	16(3/1)	18(3/1)	<b>16</b> (3/1)	20(4/1)			
(An)+	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)			
- (An)	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)			
d ₁₆ (An)	12(3/0)	12(3/0)	<b>16</b> (3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)			
dg(An,Xn)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)			
(xxx).W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)			
(xxx).L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)			
d16(PC)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	<b>16</b> (3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)			
dg(PC, Xn)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)			
# <data></data>	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)			

Table D-2. Move Byte and Word Instruction Execution Times

*The size of the index register (Xn) does not affect execution time.

	Destination										
Source	Dn	An	(An)	(An)+	- (An)	d16(An)	dg(An,Xn)*	(xxx).W	(xxx).L		
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)		
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	<b>20</b> (3/2)		
(An)	12(3/0)	<b>12</b> (3/0)	<b>20</b> (3/2)	<b>20</b> (3/2)	<b>20</b> (3/2)	<b>24</b> (4/2)	<b>26</b> (4/2)	24(4/2)	<b>28</b> (5/2)		
(An) +	12(3/0)	12(3/0)	20(3/2)	<b>20</b> (3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)		
– (An)	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	<b>26</b> (4/2)	28(4/2)	26(4/2)	30(5/2)		
d16(An)	16(4/0)	<b>16</b> (4/0)	24(4/2)	24(4/2)	<b>24</b> (4/2)	<b>28</b> (5/2)	30(5/2)	28(5/2)	32(6/2)		
dg(An,Xn)*	18(4/0)	18(4/0)	26(4/2)	<b>26</b> (4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)		
(xxx).W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	<b>28</b> (5/2)	32(6/2)		
(xxx).L	20(5/0)	<b>20</b> (5/0)	<b>28</b> (5/2)	<b>28</b> (5/2)	<b>28</b> (5/2)	32(6/2)	34(6/2)	32(6/2)	<b>36</b> (7/2)		
d(PC)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	<b>28</b> (5/2)	30(5/2)	28(5/2)	32(5/2)		
d(PC,Xn)*	18(4/0)	18(4/0)	26(4/2)	<b>26</b> (4/2)	<b>26</b> (4/2)	30(5/2)	32(5/2)	<b>30</b> (5/2)	34(6/2)		
# <data></data>	12(3/0)	12(3/0)	<b>20</b> (3/2)	<b>20</b> (3/2)	<b>20</b> (3/2)	24(4/2)	<b>26</b> (4/2)	24(4/2)	<b>28</b> (5/2)		

pt -

Table D-3. Move Long Instruction Execution Times

*The size of the index register (Xn) does not affect execution time.

#### D.4 STANDARD INSTRUCTION EXECUTION TIMES

The number of clock periods shown in Table D-4 indicates the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D-4 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

Instruction	Size	op <ea>, Ant</ea>	op <ea>, Dn</ea>	op Dn, <m></m>
	Byte, Word	8(1/0)+	4(1/0) +	8(1/1)+
ADDIADDA	Long	6(1/0) + * *	6(1/0) + * *	<b>12</b> (1/2) +
AND	Byte, Word	-	4(1/0) +	8(1/1)+
	Long	-	6(1/0) + * *	<b>12</b> (1/2) +
CMP/CMPA	Byte, Word	6(1/0)+	4(1/0) +	
CIVIE / CIVIE A	Long	6(1/0)+	<b>6</b> (1/0) +	-
DIVS		_	<b>158</b> (1/0) + *	-
DIVU			<b>140</b> (1/0) + *	_
FOR	Byte, Word	-	4(1/0)***	8(1/1)+
EUN	Long	-	8(1/0)***	12(1/2) +
MULS	-	_	<b>70</b> (1/0) + *	-
MULU	_		<b>70</b> (1/0) + *	-
OR	Byte, Word	_	4(1/0) +	8(1/1)+
ON	Long	-	6(1/0) + * *	<b>12</b> (1/2) +
SLID	Byte, Word	8(1/0) +	4(1/0) +	8(1/1)+
508	Long	6(1/0) + * *	6(1/0) + * *	<b>12</b> (1/2) +

#### **Table D-4. Standard Instruction Execution Times**

NOTES:

+ add effective address calculation time

t word or long only

* indicates maximum basic value added to word effective address time.

** The base time of six clock periods is increased to eight if the effective address mode is register direct or immediate (effective address time should also be added).

*** Only available effective address mode is data register direct.

DIVS, DIVU - The divide algorithm used by the MC68000 provides less than 10% difference between the best and worst case timings.

MULS, MULU - The multioly algorithm requires 38 + 2n clocks where n is defined as:

MULU: n = the number of ones in the <ea>

MULS: n = concatanate the <ea> with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source; i.e., worst case happens when the source is \$5555.

#### **D.5 IMMEDIATE INSTRUCTION EXECUTION TIMES**

The number of clock periods shown in Table D-5 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table D-5, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, and M = memory operand. SR = status register.

Instruction	Size	op #, Dn	op #, An	op #, M
	Byte, Word	<b>8</b> (2/0)		<b>12</b> (2/1) +
ADDI	Long	<b>16</b> (3/0)	-	20(3/2)+
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1)+
	Long	8(1/0)	8(1/0)	<b>12</b> (1/2) +
ANDI	Byte, Word	8(2/0)	-	<b>12</b> (2/1) +
	Long	<b>16</b> (3/0)	-	<b>20</b> (3/1) +
СМРІ	Byte, Word	8(2/0)	-	<b>8</b> (2/0) +
	Long	14(3/0)	-	<b>12</b> (3/0) +
FORI	Byte, Word	8(2/0)		<b>12</b> (2/1) +
Loni	Long	<b>16</b> (3/0)		<b>20</b> (3/2) +
MOVEQ	Long	<b>4</b> (1/0)	-	-
ORI	Byte, Word	8(2/0)	-	<b>12</b> (2/1) +
ON	Long	<b>16</b> (3/0)		<b>20</b> (3/2) +
SURI	Byte, Word	8(2/0)	-	<b>12</b> (2/1) +
SUBI	Long	<b>16</b> (3/0)	_	<b>20</b> (3/2) +
SUBO	Byte, Word	4(1/0)	8(1/0)*	8(1/1)+
5000	Long	8(1/0)	8(1/0)	<b>12</b> (1/2) +

#### Table D-5. Immediate Instruction Execution Times

+ add effective address calculation time

* word only

#### D.6 SINGLE OPERAND INSTRUCTION EXECUTION TIMES

Table D-6 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory	
	Byte, Word	4(1/0)	8(1/1)+	
CLR	Long	6(1/0)	<b>12</b> (1/2) +	
NBCD	Byte	6(1/0)	8(1/1)+	
NEO	Byte, Word	4(1/0)	8(1/1)+	
NEG	Long	6(1/0)	12(1/2)+	
NECY	Byte, Word	4(1/0)	8(1/1)+	
NEGX	Long	6(1/0)	12(1/2)+	
NOT	Byte, Word	4(1/0)	8(1/1)+	
NUT	Long	6(1/0)	<b>12</b> (1/2) +	
S	Byte, False	4(1/0)	8(1/1)+	
300	Byte, True	6(1/0)	8(1/1)+	
TAS	Byte	4(1/0)	10(1/1) +	
тет	Byte, Word	4(1/0)	4(1/0)+	
131	Long	4(1/0)	4(1/0) +	

**Table D-6. Single Operand Instruction Execution Times** 

+ add effective address calculation time

#### **D.7 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES**

Table D-7 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
	Byte, Word	6 + 2n(1/0)	8(1/1)+
ASH, ASL	Long	8 + 2n(1/0)	_
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1)+
	Long	8 + 2n(1/0)	-
	Byte, Word	6 + 2n(1/0)	8(1/1)+
NUN, NUL	Long	8 + 2n(1/0)	-
ROXR, ROXL	Byte, Word	6 + 2n(1/0)	8(1/1)+
	Long	8 + 2n(1/0)	_

Table D-7. Shift/Rotate Instruction Execution Times

+ add effective address calculation time for word operands n is the shift count

#### **D.8 BIT MANIPULATION INSTRUCTION EXECUTION TIMES**

Table D-8 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Cine	Dyn	amic	Static	
instruction	Size	Register	Memory	Register	Memory
PCUC	Byte		8(1/1)+	-	<b>12</b> (2/1) +
всна	Long	8(1/0)*		12(2/0)*	-
BCLR	Byte		8(1/1)+	-	12(2/1) +
	Long	10(1/0)*	-	14(2/0)*	-
RCET	Byte	-	8(1/1)+	-	12(2/1)+
DOLI	Long	8(1/0)*	—	12(2/0)*	-
BTST	Byte	-	4(1/0)+	-	8(2/0) +
	Long	6(1/0)	-	<b>10</b> (2/0)	-

Table D-8. Bit Manipulation Instruction Execution Times

+ add effective address calculation time

*indicates maximum value; data addressing mode only

#### **D.9 CONDITIONAL INSTRUCTION EXECUTION TIMES**

Table D-9 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Instruction	Displacement	Branch Taken	Branch Not Taken
2	Byte	<b>10</b> (2/0)	8(1/0)
BCC	Word	10(2/0)	<b>12</b> (2/0)
004	Byte	<b>10</b> (2/0)	
вка	Word	<b>10</b> (2/0)	-
000	Byte	18(2/2)	_
BSR	Word	18(2/2)	-
	cc true		<b>12</b> (2/0)
DBcc	cc false, Count Not Expired	<b>10</b> (2/0)	_
	cc false, Counter Expired	_	14(3/0)

**Table D-9. Conditional Instruction Execution Times** 

+ add effective address calculation time

* indicates maximum base value

#### D.10 JMP, JSR, LEA, PEA, AND MOVEM INSTRUCTION EXECUTION TIMES

Table D-10 indicates the number of clock periods required for the jump, jump-tosubroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as (r/w).

Instruction	Size	(An)	(An) +	- (An)	d16(An)	dg(An, Xn)+	(xxx).W	(xxx).L	d16(PC)	dg(PC,Xn)*
JMP	-	8(2/0)		-	<b>10</b> (2/0)	14(3/0)	<b>10</b> (2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	-	<b>16</b> (2/2)	_	-	<b>18</b> (2/2)	22(2/2)	<b>18</b> (2/2)	<b>20</b> (3/2)	18(2/2)	<b>22</b> (2/2)
LEA	-	4(1/0)	_	-	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	-	<b>12</b> (1/2)	—	-	<b>16</b> (2/2)	20(2/2)	<b>16</b> (2/2)	<b>20</b> (3/2)	<b>16</b> (2/2)	<b>20</b> (2/2)
	Word	12 + 4n	12 + 4n		16 + 4n	18+4n	16 + 4n	20 + 4n	16+4n	18 + 4n
MOVEM		(3+n/0)	(3 + n/0)		(4 + n/0)	(4 + n/0)	(4 + n/0)	(5 + n/0)	(4 + n/0)	(4 + n/0)
M R	Long	12 + 8n	12 + 8n	_	16 + 8n	18 + 8n	16+8n	20 + 8n	16 + 8n	18 + 8n
		(3 + 2n/0)	(3+2n/0)		(4 + 2n/0)	(4 + 2n/0)	(4 + 2n/0)	(5 + 2n/0)	(4 + 2n/0)	(4 + 2n/0)
	Word	8+4n		8+4n	12 + 4n	14 + 4n	12 + 4n	16 + 4n	-	-
MOVEM		(2/n)		(2/n)	(3/n)	(3/n)	(3/n)	(4/n)	-	-
R - M	Long	8+8n	-	8 + 8n	12 + 8n	14+8n	12 + 8n	16 + 8n	-	_
		(2/2n)	-	(2/2n)	(3/2n)	(3/2n)	(3/2n)	(4/2n)	-	_

Table D-10. JMP, JSR, LEA, PEA, and MOVEM Instruction Execution Times

n is the number of registers to move

* is the size of the index register (Xn) does not affect the instruction's execution time

#### **D.11 MULTI-PRECISION INSTRUCTION EXECUTION TIMES**

Table D-11 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, peform the operations, store the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as (r/w).

In Table D-11, the headings have the following meanings: Dn = data register operand and M = memory operand.

Table D-11. Multi-Precision Instruction Execution Times

Instruction	Size	op Dn, Dn	op M, M
ΔΟΟΧ	Byte, Word	4(1/0)	18(3/1)
AUDA	Long	8(1/0)	30(5/2)
CMPM	Byte, Word	-	12(3/0)
	Long	-	20(5/0)
SUBX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

#### **D.12 MISCELLANEOUS INSTRUCTION EXECUTION TIMES**

Tables D-12 and D-13 indicate the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

Instruction	Size	Register	Memory
ANDI to CCR	Byte	20(3/0)	-
ANDI to SR	Word	20(3/0)	-
CHK (No Trap)	-	<b>10</b> (1/0) +	
EORI to CCR	Byte	<b>20</b> (3/0)	-
EORI to SR	Word	<b>20</b> (3/0)	
ORI to CCR	Byte	<b>20</b> (3/0)	-
ORI to SR	Word	<b>20</b> (3/0)	
MOVE from SR	-	6(1/0)	8(1/1)+
MOVE to CCR	-	<b>12</b> (1/0)	<b>12</b> (1/0) +
MOVE to SR	-	<b>12</b> (1/0)	12(1/0)+
EXG	-	6(1/0)	-
EVT	Word	4(1/0)	-
EXT	Long	4(1/0)	-
LINK	-	16(2/2)	
MOVE from USP	-	4(1/0)	-
MOVE to USP	_	4(1/0)	—
NOP		4(1/0)	-
RESET	_	132(1/0)	
RTE	_	<b>20</b> (5/0)	-
RTR	-	<b>20</b> (5/0)	
RTS	_	<b>16</b> (4/0)	
STOP	_	4(0/0)	
SWAP	-	4(1/0)	-
TRAPV	_	4(1/0)	-
UNLK	-	12(3/0)	-

#### Table D-12. Miscellaneous Instruction Execution Times

+ add effective address calculation time

#### Table D-13. Move Peripheral Instruction Execution Times

Instruction	Size	Register> Memory	Memory Register
	Word	16(2/2)	<b>16</b> (4/0)
MOVEP	Long	<b>24</b> (2/4)	<b>24</b> (6/0)

#### **D.13 EXCEPTION PROCESSING EXECUTION TIMES**

Table D-14 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first two instruction words of the handler routine. The number of bus read and write cycles is shown in parenthesis as (r/w).

Exception	Periods
Address Error	<b>50</b> (4/7)
Bus Error	50(4/7)
CHK Instruction	40(4/3) +
Divide by Zero	38(4/3) +
Illegal Instruction	34(4/3)
Interrupt	44(5/3)*
Privilege Violation	<b>34</b> (4/3)
RESET * *	40(6/0)
Тгасе	34(4/3)
TRAP Instruction	34(4/3)
TRAPV Instruction	34(5/3)

#### Table D-14. Exception Processing Execution Times

+ add effective address calculation time *The interrupt acknowledge cycle is assumed

to take four clock periods.

 Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.

## GLOSSARY

Access Memory All RAM location can be accessed in the same amount of time. Also known as Read/Write Memory (R/WM).

accumulator A special purpose register that holds one of the data elements going into the ALU and the result from the ALU.

ACIA Asynchronous Communications Interface Adapter. A serial communication device belonging to the 6800 family. It has standard RS-232 properties.

A/D Analog-to-digital converter. An electronic circuit that converts an analog input voltage into a digital equivalent word.

address bus A collection of address signals.

**address error** An error condition that results when the processor attempts to access instructions or word or long-word operands at an odd address.

**ALU** Arithmetic Logic Unit. It performs the arithmetic and logical operations of the operands. **architecture** The arrangement of the processor's internal resources.

**arithmetic operations** Operations that deal with operands as numbers. They change the number values of the operands.

**arithmetic shift** A shift operation in which the sign of the operand is maintained.

 $\overline{AS}$  Address strobe output signifying that the contents of the address bus are valid and stable.

**ASCII** American Standard Code for Information Interchange. A 7-bit code that represents alphanumeric characters. ASCII code is widely used in data communications.

assembler directives Commands associated with the assembler to guide the assembly process.

**assemblers** Programmed utilities that convert programs written in assembly language, using the mnemonic instructions of the processor, into the corresponding machine code.

**asynchronous events** Events that occur at irregular intervals; that is, not in time with a clock signal.

autovectors Dedicated vector locations for interrupts in the exception table.

base address The reference address that forms the basis for effective address calculation.

**base displacement** The displacement added to an address register or program counter before indexing.

baud rate The rate of serial data transfer given in bits per second (bps).

**BCD** Binary Coded Decimal. In BCD format, each decimal digit is represented by four binary bits.

**BERR** Active low bus error input to the processor. Asserting a BERR causes a bus error exception routine to be run by the processor.

bidirectional A term used to refer to a signal line that can be input or output.

binary A system of number representation using logic 1 and 0.

binary integers Numbers that are regarded as integer values in the binary convention.

bit field Designated portion of memory that holds bits of data.

bit-field width The number of bits in the field.

**bit manipulation** Data manipulation at the bit level. Bit-manipulation instructions are very useful in I/O applications in which a single bit needs to be tested or changed.

**break condition** A condition that results when an all-zero data frame is encountered without the stop bits. In communications, a break condition is used for special events.

**buffer** An electrical circuit used as a go-between when the circuits on either side have different voltage or current requirements. It is also used for holding and/or isolation applications.

bus A collection of signals with common properties.

**bus arbitration** Exchange of information between two or more units, such as a processor and DMA controller, to gain control of the bus.

**bus error** A condition that results when the processor attempts to access nonexistent memory or I/O.

bus master The device or unit that has control over the system buses.

byte An 8-bit binary data structure; the fundamental unit in data structures.

cache memory High-speed fast-access memory, designed to hold frequently used instructions and operands.

**CAS** Column Address Strobe. A signal used to latch the column address into a dynamic RAM device. It also acts as a chip select.

CHK A 68000 instruction that checks the boundaries of a specified data register.

**cold start** Starting from a power-up condition in which complete initialization of the system is required. Enough time must be allotted for the system electronics to stabilize.

**comment directive** An assembler directive for introducing comments to clarify the program. The assembler will not convert a comment into machine code.

**compiler** A programming utility that converts programs written in higher level languages, such as PASCAL, into the corresponding machine code of the processor.

**condition codes (flags):** Codes containing information concerning the operation of a program on an instruction-by-instruction basis.

**CRA** and **CRB** Control registers A and B of the PIA. These registers must be configured for any I/O handshake application.

**cross assembler** An assembler utility that uses one computer to develop software designed to be used on a different computer.

**crystal oscillator** An electronic circuit in which a crystal produces oscillations. It is frequently used for timing generation.

**CTS** Clear to Send. A control signal from the DCE to the DTE indicating that the data transfer is about to take place.

- **cutoff frequency** The value at which the system response will be at approximately 70 percent of its maximum value. Also known as *corner frequency*.
- D/A [ Digital-to-analog converter. An electronic circuit that converts a digital word into a corresponding analog voltage.
- **daisy chain** A cascading mechanism to increase the number of effective inputs onto a single input line.
- data bus A collection of data signals.
- **data movement instructions** Instructions used to move byte, word, and long-word data between data registers, address registers, and memory. Usually these instructions do not affect the value of the operand moved.
- **DCD** Data Carrier Detect. A control signal to the DTE from the RS-232 interface, indicating that the carrier signal is in progress.
- **DC directive** Define constant assembler directive. It defines constant values, including characters. These values will be put into the memory.
- **DCE** Data Communication Equipment. The unit that interfaces with an intelligent system (usually a DTE) for data transfers.
- **DDRA** and **DDRB** Data direction registers A and B of the PIA. The contents of these registers determine whether the port bits are input or output.
- **debounce** An electronic circuit that removes oscillations due to mechanical vibrations when a mechanical switch closes or opens.
- delimiters Special characters used by the assembler to specify certain types of operations.
- destination operand The location at which the results of an operation should be placed.
- **DFC** Destination Function Code. A 3-bit register in 68010 and 68012 processors that contains destination function code information.
- displacement A value added to the base address to obtain an effective address.
- **DMA** Direct Memory Access. A mechanism by which data transfers take place between memory and I/O without processor intervention. DMA is used for high-speed data transfers.
- **double bus fault** A catastrophic failure condition in which the processor comes to a complete halt. This condition results from nested error conditions involving bus errors, reset vector fetches, address errors, or privilege violation errors.
- **DRAM** Dynamic Random Access Memory. DRAM devices store information in the form of dynamic charge. They are about four times denser than static RAMs.
- **DS directive** Define storage assembler directive. It defines the memory area for general-purpose or stack storage.
- **DTACK** Data acknowledge signal from the selected memory or I/O signifying that the data transfer during the bus cycle has successfully taken place.
- **DTE** Data Terminal Equipment. An intelligent system that commands other units interfaced with it (usually DCE) for data transfers.
- **DTR** Data Terminal Ready. A control signal to the DCE from the RS-232 interface indicating that the DTE is ready for data transfer.
- **EBCDIC** Enhanced Binary Coded Decimal Interchange Code. An 8-bit code standardized by IBM for information exchange.

**effective address** Actual physical address where the source or destination operands are located. **emulation** The mimicking of certain properties and conditions by the operating system that do not actually exist in the operating system conditions.

END directive End assembler directive. It tells the assembler to terminate the assembly process.

- **EQU directive** Equate assembler directive. It equates the defined symbol with the value specified on the right-hand side.
- even memory byte The byte located at an even address, such as \$000000, \$000002.
- **exception** A special condition, such as an interrupt, error, or reset, that moves the 68000 family of processors into a higher level of operation and control.
- **exception vector** A number from 0 to 255 used to point to a group of memory locations that contain the address of the routine that will handle the exception.
- FIFO First In First Out. A data structure in memory in which the first element stored will be the first one retrieved.
- frame Start and end of a character or message.
- frame error An error condition that results when the stop bits of a data frame are missing.
- **frame pointer** One of the address registers containing the stack address information. It is used to access information from the work area of the stack.
- function control outputs Outputs from the processor that specify its status during the current bus cycle.

giga One billion units  $(10^9)$ .

**governing operating system** The actual operating system that controls the local operating systems and users. The governing operating system is truly operational in the supervisor mode and corresponds to the default vector table.

**handshake** A method of exchanging control information during data transfer between devices or stations.

- hardware A term referring to the physical electronics, the associated circuitry, and the electronic packaging associated with microcomputer systems.
- **hex** A system of number representation to the base 16. Each hex digit takes four binary bits. Representation of numbers 0-9 is similar to the decimal system. Decimal numbers 10-15 are represented by alphabet letters A, B, C, D, E, and F.
- **host system** The computer system containing the utilities. It is used for program development and storage.

IC Integrated Circuit. It refers to semiconductor circuitry on a single wafer and packaged together.

- illegal instruction error An error condition that results when the processor attempts to use instruction codes that are not legal and valid.
- index A parameter value in one of the registers that is added to the base address to obtain the effective address.
- index register The register holding the index value. In the 68000, it can be a data or an address register.
- inductive transients Voltage spikes across inductive windings that occur when there is a sudden change in current.

initialization The part of a program that sets the register and memory contents to their starting values.

input/output (I/O) devices Peripheral devices, such as keyboards, displays, and disk drives, used to input or take data from a computer. All external data enters through the input section; all output data exits through the output section.

instruction time The time it takes to execute a given instruction without any wait states.

- **interrupt** A hardware signal from the I/O device to the processor to obtain the attention of the processor.
- interrupt mask level Mask level in the system byte of the status register. Only interrupts above this level are recognized.
- I/O-mapped I/O A technique whereby the I/O devices are grouped in a separate address range and serviced by I/O instructions.
- **labels** Symbolic representations of addresses in assembly language programming. The assembler replaces labels with corresponding numbers when the assembly process takes place.
- **LDS** Lower Data Strobe. When active (low), it validates the lower data byte connected to the D0-D7 lines of the data bus. The lower data byte is also known as the *odd byte*.
- LED Light Emitting Diode. It is usually used as an optical display or source.
- LIFO Last In First Out. A data structure in memory in which the last element stored will be the first element retrieved.
- **linker** A programming utility of the host system used to link several machine code files and generate the final machine code program.
- **LINK** An operation used to allocate stack space and implement linked lists. One of the address registers holds stack-access information. Work area is created on the stack in the linking process.
- **list file** A file that contains the machine code, the mnemonics, and the actual program location addresses.
- **loader** A programming utility of the host system used to format a machine code file to be transferred to the target system.
- **local operating system** An intermittent operating system between the user and the governing operating system. It looks like a user to the governing operating system, and like a governing operating system to the user.
- **logical address space** The complete address space that can be directly addressed by the address bus of the processor.
- **logical memory space** The memory space that can be addressed by the processor in real time with its address bus.
- **long word** For the 68000, 32-bit binary data consisting of four 8-bit bytes or two 16-bit words. **long-word aligned address** An address evenly divisible by 4.
- **loop** A repetitive process in which the same series of instructions is executed over and over until the loop terminates.
- **LPF** Low-Pass Filter. It attenuates the high frequencies above the cutoff frequency, but allows low-frequency signals to pass through without attenuation. An LPF is used to remove switching transients in the digital world.
- **LSB** Least Significant Bit. The binary bit in the lowest position of a binary string. It has a value of 1 or 0.
- LSD Least Significant Digit. The lowest valued digit in a hex decimal or a BCD string.
- **machine code** A string of binary 1s and 0s residing in memory, representing the operation to be performed. Also known as *object code*.
- **macros** User-defined functions that consist of processor instructions. Software can be developed using these functions.
- **mask** A method of preventing information from being recognized. In the context of interrupt handling, a mask prevents the processor from detecting an interrupt request.
- memory The area in which the processor's data are stored externally. Semiconductor memory

consists of integrated circuit devices with a large array of flip-flops. Backup memory consists of disks, bubble memory, and the like.

- memory indexing Providing an extra number to be added to the base address, resulting in an effective address of the memory or I/O location.
- **memory-mapped I/O** A technique whereby all instructions dealing with memory also apply to input and output ports. A memory-mapped I/O device is treated as a memory location in the memory map.
- MFP MultiFunction Peripheral. The 68901 MFP is an interface device that supports multifunctions, such as serial and parallel I/O, timing, interrupts, and DMA.
- microcomputer An integrated system consisting of a microprocessor, memory, I/O, and other support circuitry.
- **microprocessor** An integrated circuit device consisting of internal registers, flip-flops, an ALU, data paths, and other circuitry.
- **MMU** Memory Management Unit. A hardware unit that performs functions such as address translation and data buffering. It operates under the control of the processor.
- **mnemonic** A symbolic representation of an operation. An assembly program is written using mnemonics.
- **modems** Electronic equipment that modulates and demodulates information for serial communications. Remote computers and systems communicate via modems and telephone lines through an RS-232 interface.

monostable An electronic circuit that produces a fixed-width pulse when it is triggered.

- **MOS technology** Metal Oxide Semiconductor technology. The current processing technology, with which high-density integrated circuit devices are fabricated.
- **MSB** Most Significant Bit. For a binary string with n digits, it has a value of  $2^{n-1}$ .

MSD Most Significant Digit. The highest valued digit in a hex decimal or a BCD string.

- **multiprecision operations** Operations on strings of data requiring continuity from one operation to the next.
- multiprocessing An activity in which more than one processor is operational.
- **nest** Operations within similar operations, subroutines within subroutines, exceptions within exceptions, and so forth.
- **NMI** Nonmaskable Interrupt. An interrupt condition that cannot be masked out by the mask level. It has to be recognized. For NMI, processor must respond.

#### object code See machine code.

odd memory byte The byte located at an odd address, such as \$000001, \$000003.

- **operand** The data element or the address of the data element. This term is frequently used in the microcomputer field to refer to any data or address elements other than the program code.
- **operating system** The system-level programs that control the operation of the computer and associated I/O. These programs usually cannot be altered by the user.
- optoisolators A combination of LED and photodetector. Optoisolators eliminate any electrical noise from being coupled.
- **op.word** The word containing the machine code, with reference to the operation to be performed.
- **ORA** and **ORB** Output registers A and B of the PIA. These registers communicate with the external I/O units.
- **ORG directive** Origin assembler directive. It provides information to the assembler about the starting address of the program.

**outer displacement** The final displacement value that is added to obtain the effective address, EA.

**overrun error** An error condition that results when a new frame of information is overwritten on the old frame that has not yet been used.

parallel data transfer A mode of transfer in which all signals are connected simultaneously.

- **parity error** An error condition that results when an even-parity word is detected instead of an expected odd-parity word, or vice versa.
- **PIA** Peripheral Interface Adapter. The 6821 PIA is an 8-bit parallel I/O device belonging to the 6800 family.
- pipe First-in-first-out register structure.
- **PI/T** Parallel Interface/Timer. The 68230 PI/T is a multiport parallel interface device belonging to the 68000 family.
- **PMMU** Paged Memory Management Unit. Similar to MMU, except the memory translations and transfers are based on a memory page of 256 bytes to 32 kilobytes.
- **pointers** Counter and register combinations, the contents of which address a location. Pointer contents change in a predetermined manner.

**popping** or **pulling** Retrieving the stored data from the stack.

- **postincrement** One of the 68000 addressing modes, in which the address register is incremented after addressing the operand.
- **predecrement** One of the 68000 addressing modes, in which the address register is decremented before addressing the operand.
- **prefetch** The process of obtaining the next instruction during the execution of the current instruction; typical of the 68000 family of processors.
- **privilege violation error** An error condition that results when the processor attempts to use privileged instructions while in the user mode.

**pushing** Storing data on the stack.

- queue An arrangement of operands in FIFO sequence.
- **RAM** Random Access Memory. All RAM locations can be accessed in the same amount of time. Also known as *Read/Write Memory (R/WM)*.

**RAS** Row Address Strobe. A signal used to latch the row address into the DRAM device. When RAS is activated, the corresponding row of the DRAM is refreshed.

read bus cycle A bus cycle during which the processor reads data from memory or I/O.

- **read-modify/write** An operation in which the processor reads data content from a given locaition, modifies it, and writes it back at the same location.
- **receiver** The electronic circuit that receives, decodes, and restores information sent to it by the transmitter.

register An array of flip-flops and gates.

**relocation** A process by which the program code is made to reside at different locations, yet remain operational.

reset input A hardware signal to the processor, forcing system initialization.

- **reset vectors** Locations in the vector table containing the values to be loaded into the supervisor stack pointer and the program counter on reset condition.
- **response time** The time taken by the addressed device to provide data during the read cycle or to accept data during the write cycle.
- **ROM** Read-Only Memory. Also a random access memory, but one that cannot be written into during normal operation.

RS-232 interface An industry standard asynchronous interface for serial data communications.

**RTE** Return from interrupt instruction of the 68000 processor. An RTE is always the last instruction in an exception routine.

- **RTS** Ready to Send. A control signal from the DTE signifying that the DTE is ready for data transfers.
- $\mathbf{R}/\mathbf{W}$  Read/write strobe signifying a read operation when it is at a high logic level and a write operation when it is at a low level.
- serial data transfer A mode of transfer in which data are transmitted and received one bit at a time on a single signal line.
- **SFC** Source Function Code. A 3-bit register within the 68010 and 68012 processors that contains the source function code information.
- **sign extension** Replication of the most significant bit of an operand to all higher order bits in the data string. This helps to preserve the numeric value of the operand and also the sign, if the operand is only a part of the complete string.
- **software** The actual programming sequence, program code, and the associated resources. This term is frequently used in connection with writing the programs and using the system resident programs.
- **source operand** A term used to refer to the data or the address of the data element on which the operations are to be performed.
- **source program** The version of the program written in assembly language, with comments included. Programs written in higher languages are also known as source programs. The source program cannot be executed by a computer without first being assembled into an object, or machine language, program.
- **special status word** An additional word included in the long stack that defines the type of operation in process at the time of occurrence of a bus or address error condition.
- **spurious interrupt error** An error condition that results from the occurrence of a bus error while the processor is fetching the interrupt vectors during the interrupt acknowledge cycle.
- **stack** LIFO data structure in memory in which the processor registers are stored whenever there is a change in program flow due to subroutines and exceptions.
- **stepper motors** Magnetically coupled motors that advance one step at a time when the code on the windings changes in sequence. Stepper motors may be thought of as digital motors.
- strings A collection of data elements arranged in sequential order.
- subroutines Subprograms called by other programs to perform certain dedicated operations and provide results.
- **supervisor mode** The mode of the 68000 family of processors in which to handle exception conditions. Operating system programs are handled in this mode.
- **symbol table** A table generated at the end of the assembly process that shows all the symbols used in the program and their corresponding values.
- symbols Alphabetical or alphanumeric representations of numbers used in assembly language programming to enhance a program's readability.

synchronous events Events that occur in time with a clock cycle in a definite sequence.

target system The actual hardware system on which the assembled code will run.

terminals A loosely used term to specify keyboard and CRT display in data communications.

**throughput** The overall performance of a unit; a measure of how efficient and effective the unit is.

trace A procedure by which to obtain information about the processor's internal condition.

Glossary 439

transmitter An electronic circuit that codes, conditions, and transmits information to the receiving end.

**TRAPs** Software instructions similar to interrupts that cause the 68000 processor to move into the supervisor mode.

tristate A high-impedance state in which the devices are virtually disconnected from the bus.

**UDS** Upper Data Strobe. When active (low), it validates the upper data byte connected to the D8-D15 lines of the data bus. The upper data byte is also known as the *even byte*.

unidirectional A signal line that can function as an input or an output, but not both.

- **unimplemented instructions** 68000 instructions that have not yet been defined. These may refer to coprocessor-type instructions or new instructions that may be defined in the future.
- **uninitialized interrupt condition** A condition that occurs if the vector number for a user interrupt is not initialized. The user device provides a default vector number (#15) for the uninitialized interrupt error.
- **unlink** A process whereby the work area is removed from the stack and the frame pointer decoupled from the stack.
- **USART** Universal Synchronous and Asynchronous Receiver and Transmitter. An electronic unit used for synchronous or asynchronous serial data communications, depending upon the mode of operation.

**user mode** A lower level of processor operation that deals with user programs. Some instructions and resources are not permitted in this mode.

- **user vector** A vector number supplied by the user for a given interrupt in response to an interrupt acknowledge condition.
- **VBR** Vector base register. A 32-bit register within the 68010, 68012, 68020, and 68030 processors that contains the base address for the relocated vector table.
- vector location A location in the vector table containing the starting address of the corresponding exception routine.
- vector number The number corresponding to the memory location holding the starting address of the exception routine selected to be run.
- vector table Dedicated memory between \$000000 and \$0003FF. It holds the starting addresses of all the exception routines.
- virtual machine A term used to refer to nonexistent hardware resources, the properties of which are mimicked by the operating system.
- virtual memory Physically nonexistent memory, but logically addressable memory, possibly contained in the backup memory.
- **VMA** Valid memory address signal from the 68000 that validates the address bus during synchronous data transfers.
- **VPA** Valid peripheral address signal from the memory or I/O to inform the 68000 that it has addressed a 6800 peripheral, and that the data transfer should be synchronized with the E clock.
- wait state The equivalent of a clock period. It is introduced by the 68000 processor during a bus cycle, while waiting for the DTACK to occur.
- warm start System reinitialization via a pushbutton type of reset activation. No extra time is necessary for stabilization of the system electronics.

word aligned Always in increments of words.

word extensions Additional words in an instruction containing additional information about the instruction, data, or the address of the data.

word organized The condition in which all 16 bits of the data bus are physically active, providing for 16-bit data transfer activity.

word-aligned address An address evenly divisible by 2.

word A 16-bit data structure, consisting of two 8-bit bytes.

write bus cycle A bus cycle during which the processor writes data into memory or I/O.

**zero-divide error** An error condition that results when division by zero is attempted during the execution of DIVIDE instructions.

### INDEX

6821 PIA, 181-183 6850 ACIA, 209 applications with, 216–220 architecture of, 212–216 68000 microprocessor family, 2-5 architecture of, 7-14 configuration of, 5-7instruction pipeline for, 15 prefetch queue for, 15 68008 microprocessor, 2 address and data lines in, 156 68010 and 68012 microprocessors, 3, 278 architecture of, 284-290 and bus error exception processing, 293-300 and memory-access faults, 290–293 68020 microprocessor, 4, 306 addressing modes for, 313-320 architecture of, 307-313 cache memory for, 320-324 improvements in, 331-334 68030 microprocessor, 4, 306 architecture of, 324-330 improvements in, 331-334 68230 parallel interface and timer (PI/T), 186-192

in data-acquisition system, 253–254, 258–259 keyboard and display interface for, 192–196 68440 and 68450 DMA controllers, 263–266 68881 coprocessor, 4–5 68901 multifunction peripheral (MFP), 209 applications of, 227–232 architecture of, 220–227 in gain controller, 243–247 as interrupt controller, 239–240

ABCD instruction, 49, 347 Absolute addressing modes, 36-37, 316 Absolute files, 90 Accumulator, 7 ACK signal, 263-264, 266, 269 Active edge register for 68901 MFP, 223 for interrupts, 240 ADC0816 and ADC0817 A/D converters, 456-465 A/D converters. See Analog-to-digital converters ADDA (Add Address) instruction, 49-51, 57, 350 Add Decimal with Extend instruction, 49, 347 ADD Extended instruction, 49, 351–352 ADDI (Add Immediate) instruction, 49-51, 57 ADD instruction, 45, 49-51, 56-57, 59, 348-349 Addition, 49–51, 57 with addresses, 350 BCD, 62-63, 347

Addition, continued binary, 45, 56-57, 59, 341, 348-349 execution time of, 478-479, 482 with extend, 351 - 352multiprecision, 102-104 of words, 11-12ADDQ (Add Quick) instruction, 49, 57 Address bus, 20-21, 148-150, 154 for 68008 microprocessor, 156 for 68020 microprocessor, 309-310 for 68901 MFP, 227 for DRAM refreshing, 249, 251 errors and exceptions with, 21, 123, 138-141, 484 for interrupts, 238 for virtual memory, 278 Addresses and address registers, 7-8addition with, 49-51, 57, 350 comparisons with, 58, 376 decoding of, 157 effective. See Effective addresses loading of, 110-115, 395 moving data to, 402, 415-416 subtraction with, 56-57, 59, 444 tags for, 331 Addressing modes, 50-52, 344 for 68020 microprocessor, 313-320, 331 for 68030 microprocessor, 331 absolute, 36-37, 316 address register indirect, 30-34, 317 immediate, 35, 49, 479 implicit, 38 memory, 51-52, 344 memory indirect, 313-314, 316-317, 331 PC relative, 37-38 quick, 36, 49 register direct, 28-30, 316 register indirect, 28-34, 316 Address translation cache, 326 ADDX instruction, 49, 57, 351-352 AER (active edge register) for 68901 MFP, 223 for interrupts, 240 Alterable addressing mode, 52, 344 ALU (arithmetic logic unit), 7, 13 Analog-to-digital converters applications for, 463-465 busing schemes for, 173-174 connection and timing diagrams of, 461-462

in data-acquisition system, 253-260 description of, 456 electrical characteristics of, 457-458 functional description of, 459-460 for virtual machine emulation, 283-284 ANDI (AND Immediate) instruction, 66, 68-69, 355 AND Immediate to Condition Codes instruction, 356 AND Immediate to Status Register instruction, 357 AND instruction, 65-66, 70, 353-354 And instructions execution times of, 478-479, 483 immediate, 66, 68-69, 355-357 logical, 65-66, 70, 353-354 ANDI to CCR instruction, 356 ANDI to SR instruction, 357 AND Logical instruction, 65-66, 70, 353-354 Arbitration bus, 152, 263 ARI (address register indirect) addressing modes, 30-34, 317 Arithmetic instructions. 55-64 See also specific instructions Arithmetic logic unit, 7, 13 AS (address strobe) signal, 151, 157-159, 171 for 6821 PIA, 182 for 68020 microprocessor, 309 for DMA, 263 for DRAM refreshing, 251 ASCII (American Standard Code for Information Interchange), 210–211 ASL instruction, 65, 67–69, 358–360 ASR instruction, 65, 67-69, 358-360 Assemblers, 88–90 Assembly language software, 88-96 Asynchronous bus, 150, 160-162, 171 Asynchronous interfaces, 5 ATC (address translation cache), 326 Autovectored interrupts, 129-132, 237-238, 310 AVEC (interrupt autovector) signal, 310 Backplane bus, 173 Backup memory for memory-access faults, 279, 282 BAR (base address register), 266 Baud rate, 211, 218 Bcc instructions, 73-76, 81, 361 BCD. See Binary coded decimal instructions and operations
BCHG instruction, 70-72, 362-363 BCLR instruction, 70-72, 364-365 BCLR (bus clear) signal, 171 BERR (bus error) signal, 139-140, 153, 155, 169-170 for 68010 and 68012 microprocessors, 293-300 for 68020 microprocessor, 310 and asynchronous input, 161 in control interface, 166 and wait states, 160 BEx (byte enable) signals, 311 BFCHG instruction, 318-319 BFCLR instruction, 318-319 BFEXTS instruction, 318-319 BFEXTU instruction, 318-319 BFFFO instruction, 318-319 BFINS instruction, 318-319 BFSET instruction, 318-319 BFTST instruction, 318-319 BGACK (bus grant acknowledge) signal, 153-156 for 68020 microprocessor, 310 and asynchronous input, 161 with DMA, 263, 267-268, 270 BG (bus grant) signal, 153-154 for 68020 microprocessor, 310 with DMA, 262-263, 267 Binary coded decimal instructions and operations, 21 - 22, 24for 68020 microprocessor, 316-319 addition with, 49, 62-63, 347 multiprecision, 102 negation with, 62, 419 subtraction with, 62-64, 439 Binary number system, 45, 55-62, 339-341 Bits and bit-manipulation instructions, 73 for 68020 microprocessor, 314-316, 318-319 execution times of, 481 rotation of, 65, 67-70, 431-434, 480 setting of, 70-72, 368-369 shifting of, 65, 67-70, 358-360, 397-399, 480 testing of, 70-72, 362-365, 368-369, 371-372 BKPT instruction, 286, 366 Block transfers, 96-98, 283-284 Bounds, checking of, 373 BRA (Branch Always) instruction, 74-75, 367 Branch Conditionally instructions, 73-76, 81, 361 Branching instructions, 73-76 with assemblers, 93

conditional, 81, 108-110, 287, 361, 380-381 execution times of, 481 to subroutines, 370 unconditional, 367 Branch to Subroutine instruction, 74-75, 370 Breakpoint instruction, 286, 366 BR (bus request) signal, 153-154, 171 for 68020 microprocessor, 310 and asynchronous input, 161 with DMA, 262, 267 BSET instruction, 70-72, 368-369 BSR instruction, 74-75, 370 BTST instruction, 70-72, 371-372 **Buffers** signal, 164-166 virtual memory, 282-284 Buses, 5-6, 148-156 for 68010 and 68012 microprocessors, 284-286 for 68020 microprocessor, 309-310 address. See Address bus arbitration signals for, 152, 263 data. See Data bus with DMA, 262-263 errors and exceptions with, 123, 139-142, 169-170, 293-300, 484 interface unit for, 7, 13 schemes for, 170-176 Bytes, 2, 4-5, 21-23 CAAR (cache address register), 307, 320, 322-324 Cache memory, 4, 306 for 68020 microprocessor, 320-324 for 68030 microprocessor, 324, 326-328 and tag fields, 331-332 CACR (cache control register), 307, 320, 322-324 Carry flag, 9-10 CAS (column address strobe) signal, 249, 251 CAS (compare and swap) instruction, 320 CAx control signals, 181-182, 185, 187 CBx control signals, 181-182 CCR (condition code register), 9 CDIS (cache disable) signal, 310, 323, 332 CE (chip enable) signals, 156-157, 162 C (Carry) flag, 9-10 Changing of bits, 70-72, 362-363 CHK (Check Register Against Bounds) instruction, 373

and exceptions, 122-123, 137 execution time of, 483-484

Clearing of bits, 70-72, 171, 364-365 of operands, 374, 480 Clear Operand instruction, 374, 480 CLK (Clock) signals, 153, 155 for 6850 ACIA, 212, 216, 218 for 68901 MFP, 221, 225, 226-227 and execution times, 70, 476 frequency of, 168-170 with synchronous interfaces, 5 CLR instruction, 374, 480 CMOS RAMs, 157 CMPA instruction, 58, 376 CMPI instruction, 58, 377-378 CMP instruction, 58-59, 375 CMPM instruction, 58, 379 Coded data communication systems, 228-232 Cold starts, 123 Comment directives, 90, 94 Compare Address instruction, 58, 376 Compare Immediate instruction, 58, 377-378 Compare instruction, 58–59, 375 Compare Memory instruction, 58, 379 Comparison instructions, 58-60, 376-379 execution times of, 478-479, 482 Compatibility of microprocessors, 4 Complement, logical, 65, 68-69, 423, 480 Condition codes and condition code register branching on, 45, 48, 73-76, 81, 361, 380 - 381moving data to and from, 403-404 OR operation with, 388, 427 setting of bytes by, 440 Configuration, pin, 149 Configurations, 5-7Constants, defining of, 93 Control, program, instructions for, 59, 73-76 Control addressing mode, 52, 344 Control bus, 5-6, 148-151, 153, 309-310 Control interface schemes, 166–170 Controllers DMA, 260-266 interrupt, 239-240 Control registers for 6821 PIA, 181-182, 185, 187 for 6850 ACIA, 212-215, 217, 219-220 moving of data with, 409 Control unit, 7, 13, 15 Conversio of number systems, 339-341

Coprocessors, 4-5, 320-321 CPU mode for DMA controller, 263 CR (control register) for 6821 PIA, 181–182, 185, 187 for 6850 ACIA, 212-215, 217, 219-220 Cross assemblers, 88–90 CSDRAM signal, 249 CS (chip select) signals, 156-157, 162, 190, 217, 221 CTS (clear-to-send) line, 212-215, 218, 220 CXx signals, 168 DAC0800 D/A converter, 255, 466-473 D/A converters. See Digital-to-analog converters Daisy chaining of interrupts, 240-242 DAR (device address register), 264-265 Data addressing mode with, 51, 344 cache memory for, 324, 326-328 coded communication systems for, 228-232 entry and display of, 192–198 format of, for 68020 microprocessor, 310-313 registers for, 7-8, 188 sorting of, 99–101 structures for, 21-24 Data-acquisition system, 253-260 Data bus, 148-151, 154 for 68008 microprocessor, 156 for 68020 microprocessor, 309-310 for 68901 MFP, 221, 227 Data direction registers for 6821 PIA, 181-182 for 68230 PI/T, 187–188 for 68901 MFP, 223 Data frames, serial, 210-211 Data movement, 5-6, 52-55 block, 96-98, 283-284 byte vs. word, 4-5interface schemes for, 156-166 synchronous, 152 See also DMA (direct memory access) Data processing applications, 101-107 Data register direct addressing mode, 30 DBcc instructions, 108-110, 287, 380-381 DBEN (data buffer enable) signal, 309 DC (define constant) directive, 93 DCD (data carrier detect) signal, 212-213, 218 DCE (data communication equipment), 216

DDR (data direction registers) for 6821 PIA, 181-182 for 68230 PI/T, 187-188 for 68901 MFP. 223 Debugging breakpoints for, 286, 366 trace condition for, 10, 122-123, 137, 308 Decimal numbers, conversion of, 339-340 Decisions. See Branching instructions; Comparison instructions Delimiters, 94 Device address register, 264-265 DFC (destination function code) register for 68010 and 68012 microprocessors, 284-287 for 68020 microprocessor, 308 Diagnostics, busing schemes for, 174 Digital gain controller, 242-247 Digital-to-analog converters applications for, 471-473 block diagram of, 468 busing schemes for, 173-174 in data-acquisition system, 253-260 description of, 466 electrical characteristics of, 467 in gain controller, 242 performance characteristics of, 469-470 Directives, assembler, 90-95 Displacement, addressing modes with, 31-32, 37 - 38Display systems, 192-196 Division, 58, 61-62, 104-107, 341 for 68020 microprocessor, 320, 331-334 for 68030 microprocessor, 331-334 execution times of, 478 signed, 382-383 unsigned, 384-385 DIVS instruction, 58, 104, 331, 382-383 DIVU instruction, 58, 62, 104-105, 331-334, 384 - 385DMA (direct memory access), 5, 236 applications for, 266–272 arbitration bus for, 152 controllers for, 260-266 DMA mode (DMA controller), 263 Dollar sign (\$) for hex format, 10, 94, 340 DONE signal, 263 Double bus fault conditions, 124, 142, 167 Double-operand instructions, 27 DRAM (dynamic RAM), 156-157, 166, 247-253 DSACKx signals for 68020 microprocessor, 310-311, 313, 327, for 68030 microprocessor, 327, 332 DS (define storage) directive, 94 DS (data strobe) signal, 22 for 68008 microprocessor, 156 for 68020 microprocessor, 309 for 68901 MFP, 221, 227 DTACK (data acknowledge) signal, 129, 151, 154, 158 - 159for 68020 microprocessor, 309-310 for 68901 MFP, 221, 227 for asynchronous bus, 171 for bus error exceptions, 140 and chip enable input, 162-163, 165-166 CX0 signal for, 168-169 for DMA, 263 for DRAM refreshing, 251 with interrupts, 238, 240 and wait states, 160 DTC signal, 263 DTE (data terminal equipment), 216 DTR (data-terminal-ready) signal, 218, 220 Dual address DMA mode, 263-266 Dynamic RAMs, 156-157, 166, 247-253 EBCDIC (Extended Binary Coded Decimal Interchange Code), 212 ECS (external cycle start) signal, 309, 332 Effective addresses, 27, 51 loading of, 110-115, 395 modes for, 344 pushing of, 110, 429 timing for, 476 Electromechanical systems, 198-204 Emulation for 68010 and 68012 microprocessors, 289-290 of virtual machines, 280, 283 END directive, 94 ENDM directive, 115 EORI instruction, 66, 68-69, 387 EOR instruction, 65-66, 70, 386 EORI to CCR instruction, 388 EORI to SR instruction, 389 EPROMs (erasable and programmable ROM), 157 EQU directive, 91–93 Errors and exceptions, 13, 135-138 address, 21, 123, 138-141, 484

Errors and exceptions, continued bus, 123, 139-142, 169-170, 293-300, 484 execution times of processing, 484 frame, 215 illegal instruction, 51, 136 and interrupts, 122-123, 125, 128-132, 137 overrun, 215 parity, 215 privilege violations, 14, 123, 136 returning from, 74, 76, 126-127, 132-133, 293, 436 traps for, 132-135, 451-452 E (enable clock) signal, 152, 155, 168-170 for 6850 ACIA, 216 for synchronous parallel interface, 181, 183 Even byte, accessing of, 151 Even parity, 210-211 Exception processing. See Errors and exceptions Exchange Registers instruction, 52-55, 390, 483 Exclusive OR Immediate instruction, 66, 68-69, 387 Exclusive OR Immediate to Condition Code instruction, 388 Exclusive OR Immediate to Status Register instruction, 389 Exclusive OR Logical instruction, 65-66, 70, 387 execution times of, 478-479, 483 Execution times, 77-81, 476-484 Execution unit, 7, 13, 15 EXG (Exchange Registers) instruction, 52-55, 390, 483 Extend bit and flag, 9-10, 58, 60, 391 addition with, 49, 347, 351-352 negation with, 58, 62, 419, 421 rotation with, 65, 67-68, 70, 433-434 subtraction with, 57, 62-64, 439, 447-448 Extended address bus, 278 Extended instructions, 331 External devices, resetting of, 430 EXT instruction, 58, 60, 391 Fault access address, 139 FCx (function code) signals, 128, 151-152, 155 - 156for 68010 and 68012 microprocessors, 284-286 for 68020 microprocessor, 309 for cache memory, 322-323, 326 with interrupts, 238 FIFO (first-in-first-out) structures, 25

Flag structure, 9-11 See also Condition codes and condition code register FP (frame pointer), 110 Frame errors, 215 Function code registers, 308 Gain controller, interrupt-driven, 242-247 General exception sequences, 125-127 GPIP (general-purpose I/O and interrupt port), 221-223, 226-229, 240-242 HALT signal, 153-155, 161, 166-167, 169 for 68020 microprocessor, 310 with double bus fault conditions, 124, 142, 167 Handshaking signals, 5 for 6850 ACIA, 212-213 for data-acquisition system, 258 Hardware, 148 busing schemes, 170-176 control interface schemes, 166-170 memory and I/O, 156-166 signals used by, 149-156 Hexadecimal number system, 10, 94, 340-341 Hex display interface, 192-197 Hit conditions for cache memory, 320, 326, 331 Host systems, 88 IACKx (interrupt acknowledge) signals, 128-130 for 68901 MFP, 221 for data-acquisition system, 258-259 for DMA, 263 with interrupts, 238, 240-241 IEI (interrupt enable input) signal, 221 IEO (interrupt enable output) signal, 241, 221 IERx (interrupt enable registers), 239 ILLEGAL instruction, 77, 392 exception handling of, 51, 123, 136 execution times of, 484 Immediate addressing mode, 35-36, 49, 479 Implicit addressing mode, 38 IMRx (interrupt mask registers), 239, 241 Inclusive OR Immediate instruction, 66, 68-70, 426 Inclusive OR Immediate to Condition Codes instruction, 427 Inclusive OR Immediate to Status Register instruction, 428 Inclusive OR Logical instruction, 65-66, 424-425 Indexing addressing with, 32-33, 37-38, 331 memory, 8 memory indirect, 314-317 Indirect memory addressing, 313-314 Initialization of DMA channels, 268-272 Instructions for 68010 and 68012 microprocessors, 286-287 for 68020 microprocessor, 314-321 arithmetic, 55-64 bit-manipulation, 70-73, 314-316 cache memory for, 320, 324, 326-328 data movement, 52-55 decoding unit for, 7, 13 exception handling of, 136 format and structure of, 26-28general, 45-52 logical, 65-70with memory-access fault methods, 290-291 pipeline for, 15 program control, 73-76 table of, 46-47, 344-454 timing of, 77-81, 476-484 See also specific instructions Interfaces 68230 PI/T, 187-192 buses for, 5-7, 13 control, 166-170 for data movement, 156-166 DMA. See DMA (direct memory access) keyboard, 192-198 for linear stepper motors, 198-204 serial. See Serial interface synchronous, 181-187 for Z-80 systems, 6-7 Interrupts, 236-238 with 6850 ACIA, 213-215 with 68901 MFP, 223 autovectored vs. user-vectored, 129-132, 237-238, 310 control bus for, 153 controllers for, 239-240 daisy chaining of, 240-242 for data-acquisition systems, 253-260 and DMA, 263, 268-272 for DRAM refreshing, 247-253 and exception processing, 122-123, 125, 128-132, 137 execution times for, 484

gain controller driven by, 243-247 for I/O. 5 masks for, 10, 128, 239, 241, 308 stack pointer for, 253, 307 INT line, 236-238, 241, 255 I/O for 68020 microprocessor, 310-313 for 68230 PI/T, 186-189 design considerations for, 162-166 interface schemes for, 156-166 memory-mapped, 5-6, 23-24See also DMA (direct memory access); Interfaces; Serial interface IPEND (interrupt pending) signal, 310 IPLx (interrupt priority) signals, 128, 130, 153-154, 238 for 68008 microprocessor, 156 for 68020 microprocessor, 310 IPRx (interrupt pending registers), 239 IRQ signal, 236-237, 239, 241-242 with 6850 ACIA, 213-214 with 68901 MFP, 221 with data-acquisition system, 255, 258-259 with DMA, 263 ISRx (interrupt in-service registers), 239-240 JMP (Jump) instruction, 74, 76, 393, 482 JSR (Jump to Subroutine) instruction, 74, 76, 79, 394, 482 Keyboard interfaces, 192-198 Key lockout, 196 Labels, 93, 95 LDS (lower data strobe) signal, 20-22, 151, 154, 157 - 159for 6821 PIA, 182 for 6850 ACIA, 217 for 68008 microprocessor, 156 for 68230 PI/T, 190-192 for 68901 MFP, 227 for asynchronous bus, 171 and bus errors, 169 and chip enable inputs, 162 for DMA, 263 LEA instruction, 110, 395, 482 Least significant byte, 339 LIFO (last-in-first-out) structures, 23 Linear ramp A/D emulation, 283-284

Linear stepper motor interface, 198-204 Line length option, 90 Linkers, 90 LINK (Link and Allocate) instruction, 110-114. 299-300, 396, 483 List files, 89-90 Listings, assembly, 93 See also Software listings LLEN directive, 90 Load Effective Address instruction, 110, 395, 482 Loaders, 90 Load Status Register and Stop instruction, 441 Logical Complement instruction, 65, 68-69, 423, 480 Logical instructions, 65-70 AND, 353-357 complement, 423, 480 exclusive OR, 386-389 execution times of, 478-479, 483 inclusive OR, 424-428 shift, 397-399 Long-words, 2, 21-22, 24 Loop counters, 96 Loop mode, 287 Lower byte, accessing of, 151 LSB (least significant byte), 339 LSL instruction, 65, 67-68, 397-399 LSR instruction, 65, 67-68, 397-399 Macros, 115-117 Manual resets, 166-167, 170 MAR (memory address register), 264-266 Masking with AND instruction, 70 interrupt, 10, 128, 239, 241, 308 Mask-programmable ROM, 157 Master stack pointer, 307 Math coprocessors, 4-5, 320-321 MC1488 converter, 218 MC1489 converter, 218 MC14411 baud/frequency generator, 218 Memory, 149 for 68020 microprocessor, 310-313 addressable, amount of, 153-156 cache, 4, 306, 320-324, 326-328, 331-332 comparisons with, 58, 379 design considerations for, 162-166 indexing of, 8 interface schemes for, 156-166

management unit for, 326-328 mapping of, 5-6, 23organization of, 20-22 program, 26 selection of, 20-22, 157 shifting of, 360, 398 types of, 156-157 virtual, 3, 278-284, 290-293, 297-300 See also DMA (direct memory access) Memory-access faults, 279, 281-282, 290-293, 297 - 300Memory addressing mode, 51-52, 344 Memory indirect addressing mode for 68020 microprocessor, 313-314, 316-317, 331 for 68030 microprocessors, 331 Miss conditions for cache memory, 320 MMU (memory management unit), 326-328 Modes for 6850 ACIA, 213-215 for 68000 microprocessor, 2, 13-14 addressing. See Addressing modes DMA controller, 263-266 loop, 287 single-step, 137 supervisor. See Supervisor mode trace, 10, 122-123, 137, 308, 484 Modified bus error exception processing, 293-297 Most significant byte, 339 Motors, interface for, 198-204 Move Address Space instruction, 415-416 MOVEA (Move Address) instruction, 402 MOVEC (Move Control Register) instruction, 409 Move Data from Source to Destination instruction, 400 - 401MOVE from CCR (Condition Code Register) instruction, 403 MOVE from SR (Status Register)instruction, 405 - 406MOVE instruction, 400-401 Move instructions, 52-55, 110-115, 400-401 for 68010 and 68012 microprocessors, 286-287 with addresses, 402, 415-416 with condition code register, 403-404 with control registers, 409 execution times of, 477, 479, 482-483 with multiple registers, 111, 113, 410-411 with peripheral data, 111-112, 412-413 quick, 414

Move instructions, continued with status register, 405-407 with user stack pointer, 408 MOVEM (Move Multiple Registers) instruction, 111, 113, 410-411 MOVEP (Move Peripheral Data) instruction. 111-112, 412-413 MOVEQ (Move Quick) instruction, 414 MOVES instruction, 415-416 MOVE to CCR (Condition Code Register) instruction, 404 MOVE to SR (Status Register) instruction, 407 MOVE USP (User Stack Pointer) instruction, 408 MSB (most significant byte), 339 MSD (most significant digit), 21 MULS instruction, 58, 61, 104, 107, 417 Multibus-11 bus, 176 Multiple-decision instructions, 108-110 Multiple-movement instructions, 110-115 Multiple registers, moving of data with, 111, 113, 410 - 411Multiplication, 58, 61, 104-107 for 68020 microprocessor, 320, 331-334 for 68030 microprocessor, 331-334 of binary numbers, 341 execution times of, 478 signed, 417 unsigned, 418 Multiprecision arithmetic operations, 64, 102-104 Multiprocessing, busing schemes for, 174 Multitasking software, 111–112 Multiuser environment, VBR for, 284-285 MULU instruction, 58, 61, 104-105, 418 MUX signal, 251 NBCD (Negate Decimal with Extend) instruction, 62, 419 Negate with Extend instruction, 58, 421 Negation and negation instructions BCD, 62, 419

BCD, 62, 419 binary, 58, 60-61, 420 execution times of, 480 with extend, 58, 421 Negative flag, 9-10 NEG (Negate) instruction, 58, 60-61, 420 NEGX instruction, 58, 421 Nesting of subroutines, 26 N (Negative) flag, 9-10

NMI (nonmaskable interrupts), 128

NMOS RAMs, 157 NOP (No Operation) instruction, 74, 76, 422, 483 NOT instruction, 65, 68-69, 423 NU bus, 176 Number sign (#) with immediate data, 94 Number systems, 339–341 Object code, 89 OCS (operand cycle start) signal, 309, 332 Odd byte, accessing of, 151 Odd parity, 210-211 OE (output enable) signal, 166 Operands, 27 clearing of, 374, 480 for instruction set, 345 setting of, 450 testing of, 159, 450, 453 timing of effective addresses for, 476 Operation words, 27 **OPT** directive, 90 **Optoisolators**, 199 ORG (origin) directive, 90-91 ORI instruction, 66, 68-70, 426 **OR** instructions exclusive, 65-66, 68-70, 386-389 execution times of, 478-479, 483 inclusive, 66, 68-70, 424-428 ORI to CCR instruction, 427 ORI to SR instruction, 428 Output registers, 181-182 Overflow signed, 56 trapping on, 74, 133, 452 Overflow flag, 9-10Overrun errors, 215

PACK instruction, 316–319 PACR register, 187–188 PADDR register, 187–188, 191 PADR register, 188 Parallel interface, 180 68230 PI/T, 187–192 data entry and display systems, 192–198 electromechanical applications, 198–204 synchronous, 181–187 Parity bits, 210–211 Parity errors, 215 PBCR register, 187–188 PBDDR register, 187–188, 191 PBDR register, 188 PC (program counter), 7-9 addressing modes with, 37-38, 314, 316 PCDDR register, 187-188 PCDR register, 188 PC indirect addressing modes, 316 PCL signal, 263 PC relative with displacement addressing mode, 37 PC relative with index and displacement addressing mode, 37-38 PEA instruction, 110, 429 Peripheral interface adapters, 181-187 PGCR register, 187-188, 191 Pin configuration, 149 Pipeline, instruction, 15 PIVR register, 188-189 **Pointers** address, 8 for block transfers, 96 memory buffer, 282-284 See also Stacks and stack pointers Ports for 6850 ACIA, 212-213 for 68230 PI/T, 191-192 for 68901 MFP, 221-227 control registers for, 187-188 Position control systems, 203-204 Postincrement, addressing mode with, 31 Postindexing, memory indirect, 314-317 Power-up resets, 123, 323-324 Predecrement, addressing mode with, 31 Prefetch queue, 15 Preindexing, memory indirect, 314, 317 Priorities exception, 123 interrupt, 239 **Privileged** instructions for 68010 and 68012 microprocessors, 287, 289 for exception processing, 122 violations in, 14, 123, 136 Processor clock cycle time, 78 Program control instructions, 59, 73-76 Program counter, 7–9 addressing modes with, 37-38, 314, 316 Program memory, 26 PSR register, 188-189 PSRR register, 188-189 Pulling from stacks, 25 Push Effective Address instruction, 25, 110, 429, 482

Oueues organization of, 23-26 prefetch, 15 Quick addressing mode, 35-36, 49 RAM (random-access read/write memory), 156 - 157dynamic, 166, 247-253 RAS (row address strobe) signal, 249, 251 RC line, 221 RDR (receive data register), 212-215, 217-218 Read bus cycles, 78, 157-158, 161-162 Read-modify/write bus cycles, 159-162 Read-only memory, 156-157, 162 Read/write timing, 78 Receive clock, 212, 216, 218 Receive data register, 212-215, 217-218 Receive status register, 224 Refreshing of DRAMs, 247-253 Register direct addressing mode, 28-30, 316 Register indirect addressing mode, 28-34, 316 Registers, 7-11 for 6850 ACIA, 212-213 for 68010 and 68012 microprocessors, 284 - 287for 68230 PI/T, 186-189 for 68901 MFP, 221-227 checking of, against bounds, 373 exchanging of, 52-55, 390, 483 moving of data with, 111, 113, 410-41 select lines for, 221 shift instructions for, 359, 398 swapping halves of, 449 REQ signal, 263, 267 RESET (Reset External Devices) instruction, 74, 76, 81, 430, 483 Reset routine, 13, 122–127, 323–324 RESET signal, 153, 155, 161, 166-167 for 68020 microprocessor, 310 for 68230 PI/T, 190 for 68901 MFP, 221, 227 Return and Deallocate Parameters instruction, 286 - 287, 435Return and Restore Condition Codes instruction, 74, 76, 437, 483 Return from Exception instruction, 74, 76, 126-127, 132-133, 293, 436, 483 Return from Subroutine instruction, 26, 74, 76, 81, 438, 483

RMC (read modify write control) signal, 285-286, 309, 332 Robotic systems, 203 ROL instruction, 65, 67-69, 431-432 ROM (read-only memory), 156-157, 162 ROR instruction, 65, 67-68, 431-432 Rotate with Extend instructions, 65, 67-68, 70, 433 - 434Rotate without Extend instructions, 65, 67-70, 431-434, 480 Rotational motors, interface for, 198-204 ROXL instruction, 65, 67-68, 433-434 ROXR instruction, 65, 67-68, 70, 433-434 RS-232 interface, 218-220 RS (register select) line, 212-213 RSR (receive status register), 224 RTD instruction, 286-287, 435 RTE instruction, 74, 76, 126–127, 132–133, 293, 436, 483 RTR instruction, 74, 76, 437, 483 RTS instruction, 26, 74, 76, 81, 438, 483 RTS (ready-to-send) signal, 212-213, 218 R/W (read/write) signal, 20-21, 151, 154, 158 for 68020 microprocessor, 309 for 68230 PI/T, 190 for 68901 MFP, 227 for asynchronous bus, 171 and buffering, 164 for DMA, 263 RXCLK (receive clock), 212, 216, 218 RXD (receive data) signal, 212-213, 218 SBCD instruction, 439 Scaling, 313-314, 317 Scc instructions, 440 Security, coded systems for, 228-232 Sémicolons (;) for comments, 90, 94 Serial communications bus, VME, 173 Serial interface, 209-211 6850 ACIA for, 212-220 68901 MFP for, 220-232 Set According to Conditions instruction, 440, 480 Setting of bits, 70-72, 368-369 of bytes, 440, 480 of operands, 450 SFC (source function code) register for 68010 and 68012 microprocessors, 284-287 for 68020 microprocessor, 308

Shift instructions, 70 arithmetic, 65, 67-69, 358-360 execution times of, 480 logical, 65, 67-68, 397-399 Signals, 149-156 for 68030 microprocessor, 329 buffering of, 164-166 See also specific signals Signed Divide instruction, 58, 104, 331, 382-383 Signed Multiply instruction, 58, 61, 104, 107, 417 Signed operations, 55-62, 104-107, 331, 382-383, 391, 417 Sign Extend instruction, 58, 60, 391 SI line, 221, 227 Single-address DMA mode, 263-264 Single-operand instructions, 27 Single-step mode, 137 SIZx signals, 311, 313, 332 Software development, 88-96 block transfers, 96-98 and data processing applications, 101-107 data-sequencing, 99-101 macros in, 115-117 movement instructions, 110-115 multiple-decision instructions, 108-110 Software listings for 68010 and 68012 microprocessor initialization, 288 for block movements, 97 for bus error exception processing, 298 for coded data communication, 230-231 for data-acquisition system, 256-257 for DMA initialization, 271 for DTE/DCE interface, 219 for interrupt-driven gain controller, 246 for keyboard/display system, 195 for linking stack, 112 for multiplication and division, 104 for multiprecision addition, 102 for PIA timer signals, 184 for sorting, 99-101 for stepper-motor interfaces, 201 for string comparisons, 109 for trap routine, 135 for typical assembly language program, 92 for waveform generation, 261 SO line, 221, 227-229 Sorting software, 99-101 Source programs, 88

SP (system stack pointer), 24 Special status word, 139, 293-296 Spurious interrupts, 137 SR. See Status register SSP (supervisor stack pointer), 7, 9, 122-123, 125 S-states, 157-160 Stack frames, 293, 295-297 Stacks and stack pointers, 7-9 for 68010 and 68012 microprocessors, 287-289 for 68020 microprocessor, 307 and exception processing, 122, 125-127, 140 - 141for interrupts, 253, 307 loading instructions for, 110-115 organization of, 25-26 supervisor, 7, 9, 122-123, 125, 127, 136, 293 user, 7-9, 133-134, 307, 408 Start bits, 210 Static RAM, 156 Status bits with instructions, 45 Status register, 7, 8-11 for 6850 ACIA, 212-215, 217, 219-220 for 68020 microprocessor, 308 for 68901 MFP, 221 in exception processing, 125-126, 131-133 moving data to and from, 405-407 with OR operations, 389, 428 with STOP instruction, 441 Stepper motors, interface for, 198-204 STERM (synchronous termination) signal, 327 Stop bits, 210, 230, 232 STOP instruction, 74, 76, 441, 483 Storage, defining of, 94 String compare software, 108-110 SUBA instruction, 56-57, 59, 444 SUBI instruction, 57, 445 SUB instruction, 56-57, 59, 442-443 SUBQ instruction, 57, 446 Subroutines, 74-76 branching to, 370 jumping to, 79, 394 returning from, 26, 81, 438, 483 and stack, 25-26Subtract Address instruction, 56-57, 59, 444 Subtract Binary instruction, 56-57, 59, 341, 442 - 443Subtract Decimal with Extend instruction, 62–64, 439 Subtract Immediate instruction, 57, 445

Subtraction, 56-57, 59 with addresses, 444 BCD, 62-64, 439 binary, 56-57, 59, 341, 442-443 execution time of, 478-479, 482 with extend, 447-448 immediate, 445 multiprecision, 102 quick, 446 Subtract Quick instruction, 57, 446 Subtract Decimal with Extend instruction, 62-64, 439 Subtract with Extend instruction, 57, 447-448 SUBX instruction, 57, 447-448 Supervisor mode, 2, 10, 13-14 for 68010 and 68012 microprocessors, 289 for 68020 microprocessor, 307 for cache memory, 323 for exception processing, 122, 125, 129, 133 for MMU, 326 Supervisor stack, 7, 9, 122-123, 293 for 68010 and 68012 microprocessors, 293 for exception processing, 125, 127, 136 SWAP (Swap Register Halves) instruction, 52-55, 449, 483 Symbol tables, 94 Synchronous bus and interfaces, 5, 152, 181-187 System control instructions for, 76-78, 153 memory for, 157 representation of, 150 System byte, 8-10, 308, 311 Tables

exception vector, 122–124 queues for, 25 symbol, 94 TACR timer control register, 224 TADR timer data register, 224 Tag fields, 323–324, 331–332 Take Illegal Instruction Trap instruction, 77, 392 TAO signal, 221, 224 Target systems, 88 TAS instruction, 159, 450 TBCR timer control register, 224 TBDR timer data register, 224 TBDR timer data register, 224 TCDCR timer control register, 224 TCDCR timer data register, 224 TC line, 221, 229 TCO signal, 221, 224, 227 TDDR timer data register, 224 TDO signal, 221, 224, 227 TDR (transmit data register), 212-215, 217 **TEMP** register, 265 Test and Set Operand instruction, 159, 450 Test Bit and Change instruction, 362-363 Test Bit and Clear instruction, 364-365 Test Bit and Set instruction, 368-369 Test Bit instruction, 371-372 Test Condition, Decrement, and Branch instruction, 380-381 Testing of bits, 70-72, 318-319, 362-365, 368-369, 371 - 372of conditions, 380-381 execution time for, 480 of operands, 58, 60, 159, 450, 453 Test Operand instruction, 58, 60, 453 Timed data transfer, 152 Timers and timing, 168 for 6821 PIA, 183-184 for 68901 MFP, 221, 224, 226-227 for A/D converters, 461-462 with cache memory, 320 and DMA transfers, 272 for DRAM refreshing, 249-251 of instructions, 77-81, 476-484 for reading and writing memory, 157-162 TIVR register, 188-189 Trace mode, 10, 122-123, 137, 308, 484 Transceivers, 164-166 Transfers. See Data movement Transmit clock, 212, 216, 218 Transmitters, 210 TRAP instruction, 74, 132-135, 451 Trap on Overflow instruction, 74, 133, 452 Traps and trap instructions, 14, 132–135, 451-452 for 68010 and 68012 microprocessors, 288-289 for 68020 microprocessor, 320 and exceptions, 122-123 execution times of, 483-484 illegal instruction for, 392 TRAPV instruction, 74, 133, 452 Triangular waveform generation, 260-261, 283 - 284TSR (transmit status register), 224

T-states, 78-81 TST instruction, 58, 60, 453 Two-pass assemblers, 90 TXCLK (transmit clock), 212, 216, 218 TXD (transmit data) line, 212-213, 218 UCR (USART control register), 224-225 UDR (USART data register), 224 UDS (upper data strobe) signal, 20-22, 151, 154, 157 - 159for 6850 ACIA, 217 for 68008 microprocessor, 156 for 68230 PI/T, 192 for 68901 MFP, 227 for asynchronous bus, 171 and bus errors, 169 and chip enable inputs, 162 for DMA, 263 Unary operations, 346 Unconditional branching, 74-75, 367 Unimplemented instructions, 136 Uninitialized interrupts, 137 UNLK (Unlink) instruction, 110, 112-114, 300, 454 UNPK instruction, 316-319 Unsigned Divide instruction, 58, 62, 104-105, 331-334, 384-385 Unsigned Multiply instruction, 58, 61, 104-105, 418 Unsigned operations, 55-56, 104-107 Upgrading, 6-7Upper byte, accessing of, 151 USART (universal synchronous/asynchronous receiver and transmitter), 221, 224-227, 229 User byte, 8-9 User mode, 2, 14 User-vectored interrupts, 129-132, 237-238 USP (user stack pointer), 7-9, 133-134, 307, 408 V (Overflow) flag, 9-10VBR (vector base register) for 68010 and 68012 microprocessors, 284-285, 287 for 68020 microprocessor, 307-308, 311-312 Vector table, exception, 122-123, 162, 293-294 VERSA bus, 170-176 Virtual machine schemes, 279-284

Virtual memory, 3, 278-284, 290-293, 297-300

VMA (valid memory address) signal, 152, 155-156, 181-182, 216-217
VME bus, 173-176
VMX bus, 173
VPA (valid peripheral address) signal, 129, 152, 155, 161, 181, 183, 238
VR (interrupt vector register), 239-240

Wait states, 160, 162 Warm starts, 123 Watchdog timers, 169 Waveform generation, 183–184, 260–261, 283–284 Words, 2, 4-5, 21-24 addition of, 11-12 and stack, 25 Write bus cycles, 78, 158-159, 161-162

X (Extend) flag, 9-10 XY plotter systems, 203

Y1 select signal, 216

Z-80 systems, interfacing to, 6-7Zero divide exceptions, 123, 137–138 Z (Zero) flag, 9–10



454 mm

. .

and the second second

. .

.

All and All an

A Contract Page of the

The states of states in the local states in



## ADDITIONAL MAXWELL MACMILLAN INTERNATIONAL EDITIONS IN COMPUTER SCIENCE

Adamson	STRUCTURED C FOR TECHNOLOGY
Antonakos	THE 68000 MICROPROCESSOR
Ellzey	DATA STRUCTURES FOR COMPUTER INFORMATION
	SYSTEMS/2e
Hair	MULTIVARIATE DATA ÄNALYSIS/2e
Irvine	ASSEMBLY LANGUAGE FOR THE IBM-PC
Johnsonbaugh	APPLICATIONS PROGRAMMING IN C
Khan	BEGINNING STRUCTURED COBOL *
Kroenke	DATABASE PROCESSING/3e
Leestma	PASCAL PROGRAMMING & PROBLEM SOLVING/3e
Loomis	THE DATABASE BOOK
Mayer	PROGRAMMING IN MODULA-2
Nyhoff	DATA STRUCTURES & PROGRAM DESIGN IN MODULA-2
Ricardo	DATABASE SYSTEMS: PRINCIPLES, DESIGN &
	IMPLEMENTATION .
Stallings	COMPUTER ORGANIZATION & ARCHITECTURE/2e
Stallings	DATA & COMPUTER COMMUNICATIONS/2e
Stallings	ISDN: AN INTRODUCTION
Stallings	LOCAL NETWORKS/3e
Szymanski	INTRODUCTION TO COMPUTERS & INFORMATION
	SYSTEMS/2e

## PUTER SCIENCE COMPUTER SCIENCE COMPUTER SCIENCE COMPUTER



IPUTER SCIENCE COMPUTER SCIENCE COMPUTER SCIENCE COMPUTER